vendor_name = ModelSim
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/fsm_spw.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/rx_spw.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/RTL_VB/tx_spw.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/detector_tokens.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/debounce.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/clock_reduce.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/sdc_spw/spw_ulight_nofifo.out.sdc
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/spw_ulight_nofifo.qip
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/spw_ulight_nofifo.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_router_002.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_mm_interconnect_0_router.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_timec_tx_to_w.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_timec_rx_r.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_pll_tx.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_pll_tx.qip
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_led_fpga.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0_hps_io.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0_hps_io_border.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_hps_0_fpga_interfaces.sv
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_fsm_info.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_data_tx_to_w.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_data_rx_ready_0.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_data_rx_r.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_clock_sel.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_auto_start.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/spw_ulight_nofifo_MONITOR_A.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/rtl_top/spw_ulight_con.v
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/rtl/DEBUG_VERILOG/write_axi.v
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/db/ddio_out_uqe.tdf
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v
source_file = 1, /home/felipe/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v
design_name = spw_ulight_con
instance = comp, \LED[6]~output , LED[6]~output, spw_ulight_con, 1
instance = comp, \LED[7]~output , LED[7]~output, spw_ulight_con, 1
instance = comp, \LED[0]~output , LED[0]~output, spw_ulight_con, 1
instance = comp, \LED[1]~output , LED[1]~output, spw_ulight_con, 1
instance = comp, \LED[2]~output , LED[2]~output, spw_ulight_con, 1
instance = comp, \LED[3]~output , LED[3]~output, spw_ulight_con, 1
instance = comp, \LED[4]~output , LED[4]~output, spw_ulight_con, 1
instance = comp, \LED[5]~output , LED[5]~output, spw_ulight_con, 1
instance = comp, \FPGA_CLK1_50~input , FPGA_CLK1_50~input, spw_ulight_con, 1
instance = comp, \FPGA_CLK1_50~inputCLKENA0 , FPGA_CLK1_50~inputCLKENA0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~61 , db_system_spwulight_a|Add0~61, spw_ulight_con, 1
instance = comp, \KEY[0]~input , KEY[0]~input, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~25 , db_system_spwulight_a|Add0~25, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~21 , db_system_spwulight_a|Add0~21, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[11] , db_system_spwulight_a|counter[11], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~41 , db_system_spwulight_a|Add0~41, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[12] , db_system_spwulight_a|counter[12], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~37 , db_system_spwulight_a|Add0~37, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[13] , db_system_spwulight_a|counter[13], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~33 , db_system_spwulight_a|Add0~33, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[14] , db_system_spwulight_a|counter[14], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~45 , db_system_spwulight_a|Add0~45, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[15] , db_system_spwulight_a|counter[15], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|LessThan0~2 , db_system_spwulight_a|LessThan0~2, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|LessThan0~0 , db_system_spwulight_a|LessThan0~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[15]~0 , db_system_spwulight_a|counter[15]~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[0] , db_system_spwulight_a|counter[0], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~57 , db_system_spwulight_a|Add0~57, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[1] , db_system_spwulight_a|counter[1], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~53 , db_system_spwulight_a|Add0~53, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[2] , db_system_spwulight_a|counter[2], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~49 , db_system_spwulight_a|Add0~49, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[3] , db_system_spwulight_a|counter[3], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~13 , db_system_spwulight_a|Add0~13, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[4] , db_system_spwulight_a|counter[4], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~17 , db_system_spwulight_a|Add0~17, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[5] , db_system_spwulight_a|counter[5], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~9 , db_system_spwulight_a|Add0~9, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[6] , db_system_spwulight_a|counter[6], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~5 , db_system_spwulight_a|Add0~5, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[7] , db_system_spwulight_a|counter[7], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~1 , db_system_spwulight_a|Add0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[8] , db_system_spwulight_a|counter[8], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|Add0~29 , db_system_spwulight_a|Add0~29, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[9] , db_system_spwulight_a|counter[9], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|counter[10] , db_system_spwulight_a|counter[10], spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|LessThan0~1 , db_system_spwulight_a|LessThan0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_down~0 , db_system_spwulight_a|PB_down~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_down , db_system_spwulight_a|PB_down, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_state~0 , db_system_spwulight_a|PB_state~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_a|PB_state , db_system_spwulight_a|PB_state, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|fpll , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|fpll, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 , AXI_INTERFACE|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|waitrequest_reset_override, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal28~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal28~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|clocks_resets , AXI_INTERFACE|hps_0|fpga_interfaces|clocks_resets, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , AXI_INTERFACE|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , AXI_INTERFACE|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~9 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~13 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[16] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[16], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src16_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src16_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~3 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal29~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal29~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[29] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[29], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][75]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][75]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0 , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal18~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal18~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[18] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[18], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src18_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src18_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal21~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal21~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[21] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[21], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src21_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src21_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal21~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal21~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[21] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[21], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src21_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_busy~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_busy~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src6_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src6_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~4 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~5 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[4]~9 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[4]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src4_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src4_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal5~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal5~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src4_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src4_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src4_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src4_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|hps2fpga , AXI_INTERFACE|hps_0|fpga_interfaces|hps2fpga, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][75]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][75]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5]~feeder , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6]~feeder , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~3 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal4~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[5]~10 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[5]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src5_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src5_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[3]~11 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[3]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|comb~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|comb~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|comb~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~73 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~14 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~69 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~69, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~65 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[2]~12 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[2]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~61 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~57 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan14~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan14~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal4~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal4~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal4~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src5_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src5_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][68]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][68]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][118]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][118]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal33~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal33~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[33] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][75]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][75]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal32~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal32~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[32] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][74]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][74]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[31] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[31], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src31_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src31_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~373 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~373, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~374 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~374, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal30~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal30~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[30] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[30], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~372 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~372, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[19] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[19], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~371 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~371, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~375 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~375, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal2~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal2~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[6]~11 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[6]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src6_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src6_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][77]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][77]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[7] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src7_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src7_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal7~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal7~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[7]~15 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[7]~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[7] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src7_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src7_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~376 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~376, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~53 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector23~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector23~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[6]~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[6]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal8~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal8~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal9~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal9~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[9] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src9_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src9_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal8~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal8~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal9~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal9~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[9] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src9_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src9_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal12~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[12] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src12_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src12_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~377 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~377, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~378 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~378, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector22~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector22~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector20~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector20~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal23~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal23~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal27~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal27~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal27~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal27~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][75]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][75]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][66]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][66]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal24~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal24~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal24~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal24~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[24] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[24], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src24_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src24_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src24_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src24_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal24~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal24~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[24] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[24], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src24_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src24_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_busy~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_busy~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal25~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal25~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal26~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal26~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[26] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[26], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src26_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src26_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][118]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][118]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~380 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~380, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal23~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal23~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal23~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal23~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[23] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[23], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src23_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src23_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal23~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[23] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[23], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src23_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src23_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal22~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal22~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[22] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[22], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src22_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src22_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~379 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~379, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~381 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~381, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[20] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[20], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src20_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src20_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal20~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal20~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[20] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[20], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src20_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[17] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[17], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src17_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~382 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~382, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[12]~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[12]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector19~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector19~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~49 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector17~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector17~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector16~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector16~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector15~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector15~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[14] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[14], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector14~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector14~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[15], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector13~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector13~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[16], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector12~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[17], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~3 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[35] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src35_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src35_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src35_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src35_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[0]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal34~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal34~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[34] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[34] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src34_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src34_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~383 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~383, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~384 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~384, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal3~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[3]~13 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[3]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src3_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src3_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal13~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal13~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[13] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][74]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][74]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal14~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal14~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[14] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[14], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~368 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~368, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[15] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[15], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src15_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src15_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~369 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~369, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_write~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][68]~feeder , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][68]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~365 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~365, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal11~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal11~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal11~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal11~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[11] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src11_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src11_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][76]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][76]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][78]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][78]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~366 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~366, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~367 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~367, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~370 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118]~370, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[33] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[33], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~360 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~360, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~355 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~355, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~356 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~356, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~357 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~357, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~358 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~358, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~354 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~354, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~359 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~359, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~345 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~345, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~351 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~351, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~350 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~350, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~352 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~352, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~346 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~346, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][117]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][117]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~348 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~348, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][117]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][117]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~347 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~347, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~349 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~349, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~353 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~353, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~363 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~363, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][117]~feeder , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][117]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~362 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~362, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~361 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~361, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~364 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117]~364, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector21~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector21~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[8]~6 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[8]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal22~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal22~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal22~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal22~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[22] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[22], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src22_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src22_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~342 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~342, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~343 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~343, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~344 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~344, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][116]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][116]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~336 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~336, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~337 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~337, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~334 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~334, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~335 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~335, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][116]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][116]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~18 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~333 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~333, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~338 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~338, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][116]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][116]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~340 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~340, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~339 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~339, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~341 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~341, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~325 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~325, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~326 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~326, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~327 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~327, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~328 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~328, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~329 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~329, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~330 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~330, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~331 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~331, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~332 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116]~332, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~316 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~316, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~319 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~319, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~320 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~320, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~321 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~321, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~322 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~322, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~323 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~323, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~324 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~324, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~317 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~317, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~318 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~318, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~311 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~311, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][115]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][115]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~312 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~312, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~313 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~313, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~314 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~314, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~315 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~315, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~308 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~308, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~305 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~305, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~306 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~306, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~307 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~307, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~309 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~309, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~310 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115]~310, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal4~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal6~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal6~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[6] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src6_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~299 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~299, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~300 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~300, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~301 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~301, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~294 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~294, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~296 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~296, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~297 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~297, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~295 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~295, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~298 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~298, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~291 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~291, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~292 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~292, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~293 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~293, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~303 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~303, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~302 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~302, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~304 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~304, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][114]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][114]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~288 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~288, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~289 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~289, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[114] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~286 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~286, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][114] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~285 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~285, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~287 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~287, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~290 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114]~290, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~276 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~276, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~15 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~277 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~277, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~278 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~278, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~269 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~269, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~268 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~268, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][113]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][113]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~265 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~265, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~266 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~266, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~267 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~267, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~270 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~270, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~272 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~272, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][113]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][113]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~271 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~271, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][113]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][113]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~273 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~273, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~274 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~274, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~275 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~275, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~280 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~280, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~281 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~281, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~282 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~282, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~283 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~283, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[113] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][113] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~279 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~279, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~284 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113]~284, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~14 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~245 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~245, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~260 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~260, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~259 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~259, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~261 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~261, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~262 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~262, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~263 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~263, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~264 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~264, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~257 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~257, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~258 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~258, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~254 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~254, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~255 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~255, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~252 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~252, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~253 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~253, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~256 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~256, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~249 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~249, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~247 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~247, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][112]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][112]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~246 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~246, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~248 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~248, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~250 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~250, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~251 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112]~251, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~236 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~236, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~237 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~237, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~238 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~238, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~232 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~232, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~231 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~231, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][111]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][111]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~233 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~233, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~234 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~234, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~235 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~235, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~228 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~228, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~229 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~229, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][111]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][111]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~225 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~225, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~226 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~226, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~227 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~227, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~230 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~230, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~242 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~242, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~243 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~243, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~240 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~240, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~241 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~241, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~239 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~239, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~244 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111]~244, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_addr_data_both_valid , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_addr_data_both_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[27] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[27], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src27_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src27_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src27_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src27_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~222 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~222, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~223 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~223, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~224 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~224, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~205 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~205, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~204 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~204, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~206 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~206, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~214 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~214, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~216 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~216, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][110]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][110]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~215 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~215, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~217 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~217, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~219 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~219, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~218 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~218, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~220 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~220, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~221 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~221, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~209 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~209, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~211 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~211, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][110]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][110]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~210 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~210, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~212 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~212, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~207 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~207, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~208 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~208, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~213 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110]~213, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[16]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[16]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal34~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal34~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src34_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src34_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src34_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src34_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|local_write~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|local_write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~201 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~201, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~202 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~202, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~203 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~203, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~185 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~185, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~184 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~184, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~186 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~186, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~197 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~197, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~198 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~198, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~199 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~199, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~195 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~195, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~196 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~196, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~200 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~200, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~191 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~191, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~192 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~192, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~193 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~193, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~187 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~187, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~189 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~189, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~188 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~188, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~190 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~190, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~194 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109]~194, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][75]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][75]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~176 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~176, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~177 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~177, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~178 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~178, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~179 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~179, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~175 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~175, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~180 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~180, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~165 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~165, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~164 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~164, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~166 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~166, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~181 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~181, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~182 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~182, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~183 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~183, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~167 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~167, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~169 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~169, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~168 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~168, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~170 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~170, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~172 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~172, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[108] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][108]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][108]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][108] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~171 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~171, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~173 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~173, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~174 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108]~174, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[7]~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[7]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~4 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~5 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src3_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src3_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[34] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[34], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][107]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][107]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~151 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~151, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~152 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~152, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~153 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~153, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~147 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~147, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~149 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~149, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~148 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~148, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~150 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~150, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~154 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~154, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_033|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_032|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~158 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~158, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~159 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~159, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][107]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][107]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~156 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~156, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~157 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~157, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~155 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~155, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~160 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~160, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~162 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~162, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~161 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~161, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~163 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~163, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~145 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~145, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~144 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~144, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~146 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107]~146, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|log2ceil~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector11~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector4~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector6~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector6~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector13~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector5~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector5~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector12~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector3~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector10~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Selector10~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|always0~0 , AXI_INTERFACE|clock_sel|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[2] , AXI_INTERFACE|clock_sel|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[1]~feeder , AXI_INTERFACE|clock_sel|data_out[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[1] , AXI_INTERFACE|clock_sel|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_005|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[0]~feeder , AXI_INTERFACE|clock_sel|data_out[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|data_out[0] , AXI_INTERFACE|clock_sel|data_out[0], spw_ulight_con, 1
instance = comp, \Equal1~0 , Equal1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0 , AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0, spw_ulight_con, 1
instance = comp, \Equal2~0 , Equal2~0, spw_ulight_con, 1
instance = comp, \ppllclk~1 , ppllclk~1, spw_ulight_con, 1
instance = comp, \ppllclk~0 , ppllclk~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~33 , R_2_2MHZ|Add0~33, spw_ulight_con, 1
instance = comp, \~GND , ~GND, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter~0 , R_2_2MHZ|counter~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[0] , R_2_2MHZ|counter[0], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~37 , R_2_2MHZ|Add0~37, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[1] , R_2_2MHZ|counter[1], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~41 , R_2_2MHZ|Add0~41, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[2] , R_2_2MHZ|counter[2], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~25 , R_2_2MHZ|Add0~25, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[3] , R_2_2MHZ|counter[3], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~29 , R_2_2MHZ|Add0~29, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[4] , R_2_2MHZ|counter[4], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~21 , R_2_2MHZ|Add0~21, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[5] , R_2_2MHZ|counter[5], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~1 , R_2_2MHZ|Add0~1, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[6] , R_2_2MHZ|counter[6], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~5 , R_2_2MHZ|Add0~5, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[7] , R_2_2MHZ|counter[7], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~9 , R_2_2MHZ|Add0~9, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[8] , R_2_2MHZ|counter[8], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~13 , R_2_2MHZ|Add0~13, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[9] , R_2_2MHZ|counter[9], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|Add0~17 , R_2_2MHZ|Add0~17, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|counter[10] , R_2_2MHZ|counter[10], spw_ulight_con, 1
instance = comp, \R_2_2MHZ|LessThan1~0 , R_2_2MHZ|LessThan1~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|always0~0 , R_2_2MHZ|always0~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|clk_reduced~0 , R_2_2MHZ|clk_reduced~0, spw_ulight_con, 1
instance = comp, \R_2_2MHZ|clk_reduced , R_2_2MHZ|clk_reduced, spw_ulight_con, 1
instance = comp, \Equal0~0 , Equal0~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~61 , db_system_spwulight_b|Add0~61, spw_ulight_con, 1
instance = comp, \KEY[1]~input , KEY[1]~input, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~33 , db_system_spwulight_b|Add0~33, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~29 , db_system_spwulight_b|Add0~29, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[15] , db_system_spwulight_b|counter[15], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|LessThan0~1 , db_system_spwulight_b|LessThan0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|LessThan0~0 , db_system_spwulight_b|LessThan0~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[15]~0 , db_system_spwulight_b|counter[15]~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[0] , db_system_spwulight_b|counter[0], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~57 , db_system_spwulight_b|Add0~57, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[1] , db_system_spwulight_b|counter[1], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~53 , db_system_spwulight_b|Add0~53, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[2] , db_system_spwulight_b|counter[2], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~49 , db_system_spwulight_b|Add0~49, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[3] , db_system_spwulight_b|counter[3], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~13 , db_system_spwulight_b|Add0~13, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[4] , db_system_spwulight_b|counter[4], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~17 , db_system_spwulight_b|Add0~17, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[5] , db_system_spwulight_b|counter[5], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~9 , db_system_spwulight_b|Add0~9, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[6] , db_system_spwulight_b|counter[6], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~5 , db_system_spwulight_b|Add0~5, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[7] , db_system_spwulight_b|counter[7], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~1 , db_system_spwulight_b|Add0~1, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[8] , db_system_spwulight_b|counter[8], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~25 , db_system_spwulight_b|Add0~25, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[9] , db_system_spwulight_b|counter[9], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~45 , db_system_spwulight_b|Add0~45, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[10] , db_system_spwulight_b|counter[10], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~21 , db_system_spwulight_b|Add0~21, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[11] , db_system_spwulight_b|counter[11], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~41 , db_system_spwulight_b|Add0~41, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[12] , db_system_spwulight_b|counter[12], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|Add0~37 , db_system_spwulight_b|Add0~37, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[13] , db_system_spwulight_b|counter[13], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|counter[14] , db_system_spwulight_b|counter[14], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|LessThan0~2 , db_system_spwulight_b|LessThan0~2, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_state~0 , db_system_spwulight_b|PB_state~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_state , db_system_spwulight_b|PB_state, spw_ulight_con, 1
instance = comp, \TX|first_time~feeder , TX|first_time~feeder, spw_ulight_con, 1
instance = comp, \TX_B|last_tx_sout , TX_B|last_tx_sout, spw_ulight_con, 1
instance = comp, \FSM_B|Add2~45 , FSM_B|Add2~45, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~11 , FSM_B|after850ns~11, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[0] , FSM_B|after850ns[0], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~29 , FSM_B|Add2~29, spw_ulight_con, 1
instance = comp, \FSM_B|Add2~41 , FSM_B|Add2~41, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~10 , FSM_B|after850ns~10, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[2] , FSM_B|after850ns[2], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~25 , FSM_B|Add2~25, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~6 , FSM_B|after850ns~6, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[3] , FSM_B|after850ns[3], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~37 , FSM_B|Add2~37, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~9 , FSM_B|after850ns~9, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[4] , FSM_B|after850ns[4], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~21 , FSM_B|Add2~21, spw_ulight_con, 1
instance = comp, \FSM_B|Add2~33 , FSM_B|Add2~33, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~8 , FSM_B|after850ns~8, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[6] , FSM_B|after850ns[6], spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~7 , FSM_B|after850ns~7, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[1] , FSM_B|after850ns[1], spw_ulight_con, 1
instance = comp, \FSM_B|LessThan2~0 , FSM_B|LessThan2~0, spw_ulight_con, 1
instance = comp, \FSM_B|LessThan2~1 , FSM_B|LessThan2~1, spw_ulight_con, 1
instance = comp, \FSM_B|Add2~17 , FSM_B|Add2~17, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~4 , FSM_B|after850ns~4, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[7] , FSM_B|after850ns[7], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~13 , FSM_B|Add2~13, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~3 , FSM_B|after850ns~3, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[8] , FSM_B|after850ns[8], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~9 , FSM_B|Add2~9, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~2 , FSM_B|after850ns~2, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[9] , FSM_B|after850ns[9], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~5 , FSM_B|Add2~5, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~1 , FSM_B|after850ns~1, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[10] , FSM_B|after850ns[10], spw_ulight_con, 1
instance = comp, \FSM_B|Add2~1 , FSM_B|Add2~1, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~0 , FSM_B|after850ns~0, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[11] , FSM_B|after850ns[11], spw_ulight_con, 1
instance = comp, \FSM_B|Equal2~0 , FSM_B|Equal2~0, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns~5 , FSM_B|after850ns~5, spw_ulight_con, 1
instance = comp, \FSM_B|after850ns[5] , FSM_B|after850ns[5], spw_ulight_con, 1
instance = comp, \FSM_B|Equal2~1 , FSM_B|Equal2~1, spw_ulight_con, 1
instance = comp, \FSM_B|Equal2~2 , FSM_B|Equal2~2, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_time_code~feeder , RX_B|rx_got_time_code~feeder, spw_ulight_con, 1
instance = comp, \RX_B|control_r[0]~feeder , RX_B|control_r[0]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|control_r[0] , RX_B|control_r[0], spw_ulight_con, 1
instance = comp, \RX_B|control[0] , RX_B|control[0], spw_ulight_con, 1
instance = comp, \RX_B|bit_c_2 , RX_B|bit_c_2, spw_ulight_con, 1
instance = comp, \RX_B|control_r[2]~feeder , RX_B|control_r[2]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|control_r[2] , RX_B|control_r[2], spw_ulight_con, 1
instance = comp, \RX_B|control[2] , RX_B|control[2], spw_ulight_con, 1
instance = comp, \RX_B|rx_got_time_code~0 , RX_B|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_time_code , RX_B|rx_got_time_code, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_nchar~feeder , RX_B|rx_got_nchar~feeder, spw_ulight_con, 1
instance = comp, \RX_B|always9~0 , RX_B|always9~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_nchar , RX_B|rx_got_nchar, spw_ulight_con, 1
instance = comp, \FSM_B|Selector4~0 , FSM_B|Selector4~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_null~feeder , RX_B|rx_got_null~feeder, spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[7]~0 , RX_B|data_l_r[7]~0, spw_ulight_con, 1
instance = comp, \RX_B|last_is_control , RX_B|last_is_control, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_null~0 , RX_B|rx_got_null~0, spw_ulight_con, 1
instance = comp, \RX_B|control_l_r[0] , RX_B|control_l_r[0], spw_ulight_con, 1
instance = comp, \RX_B|control_l_r[2] , RX_B|control_l_r[2], spw_ulight_con, 1
instance = comp, \RX_B|control_l_r[1] , RX_B|control_l_r[1], spw_ulight_con, 1
instance = comp, \RX_B|rx_got_null~1 , RX_B|rx_got_null~1, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_null , RX_B|rx_got_null, spw_ulight_con, 1
instance = comp, \FSM_B|Add0~45 , FSM_B|Add0~45, spw_ulight_con, 1
instance = comp, \FSM_B|Add0~41 , FSM_B|Add0~41, spw_ulight_con, 1
instance = comp, \FSM_B|Add0~29 , FSM_B|Add0~29, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~9 , FSM_B|after128us~9, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[2] , FSM_B|after128us[2], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~25 , FSM_B|Add0~25, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~8 , FSM_B|after128us~8, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[3] , FSM_B|after128us[3], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~37 , FSM_B|Add0~37, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~11 , FSM_B|after128us~11, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[4] , FSM_B|after128us[4], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~33 , FSM_B|Add0~33, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~10 , FSM_B|after128us~10, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[5] , FSM_B|after128us[5], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~21 , FSM_B|Add0~21, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~7 , FSM_B|after128us~7, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[6] , FSM_B|after128us[6], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~17 , FSM_B|Add0~17, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~6 , FSM_B|after128us~6, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[7] , FSM_B|after128us[7], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~13 , FSM_B|Add0~13, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~5 , FSM_B|after128us~5, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[8] , FSM_B|after128us[8], spw_ulight_con, 1
instance = comp, \FSM_B|Add0~9 , FSM_B|Add0~9, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~4 , FSM_B|after128us~4, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[9] , FSM_B|after128us[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_004|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start_0|always0~0 , AXI_INTERFACE|auto_start_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start_0|data_out , AXI_INTERFACE|auto_start_0|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_023|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start_0|always0~0 , AXI_INTERFACE|link_start_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start_0|data_out , AXI_INTERFACE|link_start_0|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_021|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable_0|always0~0 , AXI_INTERFACE|link_disable_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable_0|data_out , AXI_INTERFACE|link_disable_0|data_out, spw_ulight_con, 1
instance = comp, \FSM_B|always0~1 , FSM_B|always0~1, spw_ulight_con, 1
instance = comp, \FSM_B|Equal1~1 , FSM_B|Equal1~1, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~11 , FSM_B|state_fsm~11, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~12 , FSM_B|state_fsm~12, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.ready , FSM_B|state_fsm.ready, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.error_reset~0 , FSM_B|state_fsm.error_reset~0, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~13 , FSM_B|state_fsm~13, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~17 , FSM_B|state_fsm~17, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~18 , FSM_B|state_fsm~18, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.connecting , FSM_B|state_fsm.connecting, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~0 , FSM_B|after128us~0, spw_ulight_con, 1
instance = comp, \FSM_B|Add0~5 , FSM_B|Add0~5, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~3 , FSM_B|after128us~3, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[10] , FSM_B|after128us[10], spw_ulight_con, 1
instance = comp, \FSM_B|after128us~1 , FSM_B|after128us~1, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~13 , FSM_B|after128us~13, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[0] , FSM_B|after128us[0], spw_ulight_con, 1
instance = comp, \FSM_B|after128us~12 , FSM_B|after128us~12, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[1] , FSM_B|after128us[1], spw_ulight_con, 1
instance = comp, \FSM_B|Equal1~2 , FSM_B|Equal1~2, spw_ulight_con, 1
instance = comp, \FSM_B|Equal1~3 , FSM_B|Equal1~3, spw_ulight_con, 1
instance = comp, \FSM_B|Add0~1 , FSM_B|Add0~1, spw_ulight_con, 1
instance = comp, \FSM_B|after128us~2 , FSM_B|after128us~2, spw_ulight_con, 1
instance = comp, \FSM_B|after128us[11] , FSM_B|after128us[11], spw_ulight_con, 1
instance = comp, \FSM_B|Equal1~0 , FSM_B|Equal1~0, spw_ulight_con, 1
instance = comp, \FSM_B|always0~3 , FSM_B|always0~3, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~23 , FSM_B|state_fsm~23, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~21 , FSM_B|state_fsm~21, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~22 , FSM_B|state_fsm~22, spw_ulight_con, 1
instance = comp, \FSM_B|LessThan1~0 , FSM_B|LessThan1~0, spw_ulight_con, 1
instance = comp, \FSM_B|Add1~45 , FSM_B|Add1~45, spw_ulight_con, 1
instance = comp, \FSM_B|Add1~29 , FSM_B|Add1~29, spw_ulight_con, 1
instance = comp, \FSM_B|Add1~25 , FSM_B|Add1~25, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~7 , FSM_B|after64us~7, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[2] , FSM_B|after64us[2], spw_ulight_con, 1
instance = comp, \FSM_B|Add1~41 , FSM_B|Add1~41, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~11 , FSM_B|after64us~11, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[3] , FSM_B|after64us[3], spw_ulight_con, 1
instance = comp, \FSM_B|Add1~37 , FSM_B|Add1~37, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~10 , FSM_B|after64us~10, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[4] , FSM_B|after64us[4], spw_ulight_con, 1
instance = comp, \FSM_B|Add1~33 , FSM_B|Add1~33, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~9 , FSM_B|after64us~9, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[5] , FSM_B|after64us[5], spw_ulight_con, 1
instance = comp, \FSM_B|Add1~21 , FSM_B|Add1~21, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~6 , FSM_B|after64us~6, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[6] , FSM_B|after64us[6], spw_ulight_con, 1
instance = comp, \FSM_B|Add1~17 , FSM_B|Add1~17, spw_ulight_con, 1
instance = comp, \FSM_B|Add1~13 , FSM_B|Add1~13, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~4 , FSM_B|after64us~4, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[8] , FSM_B|after64us[8], spw_ulight_con, 1
instance = comp, \FSM_B|Add1~1 , FSM_B|Add1~1, spw_ulight_con, 1
instance = comp, \FSM_B|Add1~9 , FSM_B|Add1~9, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~3 , FSM_B|after64us~3, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[10] , FSM_B|after64us[10], spw_ulight_con, 1
instance = comp, \FSM_B|Equal0~4 , FSM_B|Equal0~4, spw_ulight_con, 1
instance = comp, \FSM_B|Add1~5 , FSM_B|Add1~5, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~2 , FSM_B|after64us~2, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[11] , FSM_B|after64us[11], spw_ulight_con, 1
instance = comp, \FSM_B|after64us~0 , FSM_B|after64us~0, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~1 , FSM_B|after64us~1, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[9] , FSM_B|after64us[9], spw_ulight_con, 1
instance = comp, \FSM_B|after64us~5 , FSM_B|after64us~5, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[7] , FSM_B|after64us[7], spw_ulight_con, 1
instance = comp, \FSM_B|Equal0~3 , FSM_B|Equal0~3, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~12 , FSM_B|after64us~12, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[0] , FSM_B|after64us[0], spw_ulight_con, 1
instance = comp, \FSM_B|Equal0~2 , FSM_B|Equal0~2, spw_ulight_con, 1
instance = comp, \FSM_B|after64us~8 , FSM_B|after64us~8, spw_ulight_con, 1
instance = comp, \FSM_B|after64us[1] , FSM_B|after64us[1], spw_ulight_con, 1
instance = comp, \FSM_B|Equal0~1 , FSM_B|Equal0~1, spw_ulight_con, 1
instance = comp, \FSM_B|Equal0~0 , FSM_B|Equal0~0, spw_ulight_con, 1
instance = comp, \FSM_B|Selector0~0 , FSM_B|Selector0~0, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~24 , FSM_B|state_fsm~24, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.error_reset , FSM_B|state_fsm.error_reset, spw_ulight_con, 1
instance = comp, \RX_B|bit_c_0 , RX_B|bit_c_0, spw_ulight_con, 1
instance = comp, \RX_B|is_control~0 , RX_B|is_control~0, spw_ulight_con, 1
instance = comp, \RX_B|is_control , RX_B|is_control, spw_ulight_con, 1
instance = comp, \RX_B|is_data~0 , RX_B|is_data~0, spw_ulight_con, 1
instance = comp, \RX_B|is_data , RX_B|is_data, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg~2 , RX_B|counter_neg~2, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg[0] , RX_B|counter_neg[0], spw_ulight_con, 1
instance = comp, \RX_B|counter_neg~4 , RX_B|counter_neg~4, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg[1] , RX_B|counter_neg[1], spw_ulight_con, 1
instance = comp, \RX_B|Add0~0 , RX_B|Add0~0, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg~0 , RX_B|counter_neg~0, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg[4] , RX_B|counter_neg[4], spw_ulight_con, 1
instance = comp, \RX_B|Equal2~0 , RX_B|Equal2~0, spw_ulight_con, 1
instance = comp, \RX_B|Add0~1 , RX_B|Add0~1, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg~1 , RX_B|counter_neg~1, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg[3] , RX_B|counter_neg[3], spw_ulight_con, 1
instance = comp, \rtl~3 , rtl~3, spw_ulight_con, 1
instance = comp, \RX_B|Add0~2 , RX_B|Add0~2, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg~3 , RX_B|counter_neg~3, spw_ulight_con, 1
instance = comp, \RX_B|counter_neg[2] , RX_B|counter_neg[2], spw_ulight_con, 1
instance = comp, \RX_B|Equal0~0 , RX_B|Equal0~0, spw_ulight_con, 1
instance = comp, \RX_B|ready_control~0 , RX_B|ready_control~0, spw_ulight_con, 1
instance = comp, \RX_B|bit_c_1 , RX_B|bit_c_1, spw_ulight_con, 1
instance = comp, \RX_B|control_r[1]~feeder , RX_B|control_r[1]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|control_r[1] , RX_B|control_r[1], spw_ulight_con, 1
instance = comp, \RX_B|control[1]~feeder , RX_B|control[1]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|control[1] , RX_B|control[1], spw_ulight_con, 1
instance = comp, \RX_B|Equal3~0 , RX_B|Equal3~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[7]~1 , RX_B|rx_data_flag[7]~1, spw_ulight_con, 1
instance = comp, \RX_B|last_is_data , RX_B|last_is_data, spw_ulight_con, 1
instance = comp, \RX_B|last_was_data , RX_B|last_was_data, spw_ulight_con, 1
instance = comp, \RX_B|timecode[4]~1 , RX_B|timecode[4]~1, spw_ulight_con, 1
instance = comp, \RX_B|last_is_timec , RX_B|last_is_timec, spw_ulight_con, 1
instance = comp, \RX_B|last_was_timec , RX_B|last_was_timec, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_0 , RX_B|bit_d_0, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_2 , RX_B|bit_d_2, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[5] , RX_B|dta_timec[5], spw_ulight_con, 1
instance = comp, \RX_B|timecode[4]~0 , RX_B|timecode[4]~0, spw_ulight_con, 1
instance = comp, \RX_B|timecode[5] , RX_B|timecode[5], spw_ulight_con, 1
instance = comp, \RX_B|bit_d_1 , RX_B|bit_d_1, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_3~feeder , RX_B|bit_d_3~feeder, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_3 , RX_B|bit_d_3, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[4] , RX_B|dta_timec[4], spw_ulight_con, 1
instance = comp, \RX_B|timecode[4]~feeder , RX_B|timecode[4]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|timecode[4] , RX_B|timecode[4], spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[7] , RX_B|dta_timec[7], spw_ulight_con, 1
instance = comp, \RX_B|timecode[7] , RX_B|timecode[7], spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[6] , RX_B|dta_timec[6], spw_ulight_con, 1
instance = comp, \RX_B|timecode[6]~feeder , RX_B|timecode[6]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|timecode[6] , RX_B|timecode[6], spw_ulight_con, 1
instance = comp, \RX_B|always8~0 , RX_B|always8~0, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_5 , RX_B|bit_d_5, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_7 , RX_B|bit_d_7, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[0] , RX_B|dta_timec[0], spw_ulight_con, 1
instance = comp, \RX_B|timecode[0] , RX_B|timecode[0], spw_ulight_con, 1
instance = comp, \RX_B|bit_d_4 , RX_B|bit_d_4, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_6 , RX_B|bit_d_6, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[1]~feeder , RX_B|dta_timec[1]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[1] , RX_B|dta_timec[1], spw_ulight_con, 1
instance = comp, \RX_B|timecode[1] , RX_B|timecode[1], spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[3] , RX_B|dta_timec[3], spw_ulight_con, 1
instance = comp, \RX_B|timecode[3] , RX_B|timecode[3], spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[2] , RX_B|dta_timec[2], spw_ulight_con, 1
instance = comp, \RX_B|timecode[2] , RX_B|timecode[2], spw_ulight_con, 1
instance = comp, \RX_B|always8~1 , RX_B|always8~1, spw_ulight_con, 1
instance = comp, \RX_B|data[6]~8 , RX_B|data[6]~8, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_take~2 , RX_B|rx_data_take~2, spw_ulight_con, 1
instance = comp, \RX_B|data[9]~1 , RX_B|data[9]~1, spw_ulight_con, 1
instance = comp, \RX_B|data[6] , RX_B|data[6], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[7]~1 , RX_B|data_l_r[7]~1, spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[6] , RX_B|data_l_r[6], spw_ulight_con, 1
instance = comp, \RX_B|data[7]~7 , RX_B|data[7]~7, spw_ulight_con, 1
instance = comp, \RX_B|data[7] , RX_B|data[7], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[7] , RX_B|data_l_r[7], spw_ulight_con, 1
instance = comp, \RX_B|data[0]~3 , RX_B|data[0]~3, spw_ulight_con, 1
instance = comp, \RX_B|data[0] , RX_B|data[0], spw_ulight_con, 1
instance = comp, \RX_B|data[5]~9 , RX_B|data[5]~9, spw_ulight_con, 1
instance = comp, \RX_B|data[5] , RX_B|data[5], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[5] , RX_B|data_l_r[5], spw_ulight_con, 1
instance = comp, \RX_B|always8~3 , RX_B|always8~3, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_8~feeder , RX_B|bit_d_8~feeder, spw_ulight_con, 1
instance = comp, \RX_B|bit_d_8 , RX_B|bit_d_8, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[8] , RX_B|dta_timec[8], spw_ulight_con, 1
instance = comp, \RX_B|data[8]~2 , RX_B|data[8]~2, spw_ulight_con, 1
instance = comp, \RX_B|data[8] , RX_B|data[8], spw_ulight_con, 1
instance = comp, \RX_B|data[2]~5 , RX_B|data[2]~5, spw_ulight_con, 1
instance = comp, \RX_B|data[2] , RX_B|data[2], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[2] , RX_B|data_l_r[2], spw_ulight_con, 1
instance = comp, \RX_B|data[1]~6 , RX_B|data[1]~6, spw_ulight_con, 1
instance = comp, \RX_B|data[1] , RX_B|data[1], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[1] , RX_B|data_l_r[1], spw_ulight_con, 1
instance = comp, \RX_B|bit_d_9 , RX_B|bit_d_9, spw_ulight_con, 1
instance = comp, \RX_B|dta_timec[9] , RX_B|dta_timec[9], spw_ulight_con, 1
instance = comp, \RX_B|data[9]~0 , RX_B|data[9]~0, spw_ulight_con, 1
instance = comp, \RX_B|data[9] , RX_B|data[9], spw_ulight_con, 1
instance = comp, \RX_B|always8~2 , RX_B|always8~2, spw_ulight_con, 1
instance = comp, \RX_B|data[3]~4 , RX_B|data[3]~4, spw_ulight_con, 1
instance = comp, \RX_B|data[3] , RX_B|data[3], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[3] , RX_B|data_l_r[3], spw_ulight_con, 1
instance = comp, \RX_B|data[4]~10 , RX_B|data[4]~10, spw_ulight_con, 1
instance = comp, \RX_B|data[4] , RX_B|data[4], spw_ulight_con, 1
instance = comp, \RX_B|data_l_r[4] , RX_B|data_l_r[4], spw_ulight_con, 1
instance = comp, \RX_B|always8~4 , RX_B|always8~4, spw_ulight_con, 1
instance = comp, \RX_B|rx_error~0 , RX_B|rx_error~0, spw_ulight_con, 1
instance = comp, \RX_B|bit_c_3 , RX_B|bit_c_3, spw_ulight_con, 1
instance = comp, \RX_B|control_r[3]~feeder , RX_B|control_r[3]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|control_r[3] , RX_B|control_r[3], spw_ulight_con, 1
instance = comp, \RX_B|control[3] , RX_B|control[3], spw_ulight_con, 1
instance = comp, \RX_B|last_was_control , RX_B|last_was_control, spw_ulight_con, 1
instance = comp, \RX_B|rx_error~3 , RX_B|rx_error~3, spw_ulight_con, 1
instance = comp, \RX_B|always8~5 , RX_B|always8~5, spw_ulight_con, 1
instance = comp, \RX_B|rx_error~1 , RX_B|rx_error~1, spw_ulight_con, 1
instance = comp, \RX_B|always8~6 , RX_B|always8~6, spw_ulight_con, 1
instance = comp, \RX_B|always8~7 , RX_B|always8~7, spw_ulight_con, 1
instance = comp, \RX_B|always8~8 , RX_B|always8~8, spw_ulight_con, 1
instance = comp, \RX_B|rx_error~2 , RX_B|rx_error~2, spw_ulight_con, 1
instance = comp, \RX_B|rx_error~4 , RX_B|rx_error~4, spw_ulight_con, 1
instance = comp, \RX_B|rx_error , RX_B|rx_error, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|always0~0 , AXI_INTERFACE|credit_error_rx_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|data_out , AXI_INTERFACE|credit_error_rx_0|data_out, spw_ulight_con, 1
instance = comp, \FSM_B|always0~2 , FSM_B|always0~2, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~19 , FSM_B|state_fsm~19, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~20 , FSM_B|state_fsm~20, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.run , FSM_B|state_fsm.run, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer[0]~3 , TX_B|global_counter_transfer[0]~3, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer[0] , TX_B|global_counter_transfer[0], spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer[1]~2 , TX_B|global_counter_transfer[1]~2, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer[1] , TX_B|global_counter_transfer[1], spw_ulight_con, 1
instance = comp, \TX_B|Add5~0 , TX_B|Add5~0, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer~1 , TX_B|global_counter_transfer~1, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer[2] , TX_B|global_counter_transfer[2], spw_ulight_con, 1
instance = comp, \TX_B|Equal6~0 , TX_B|Equal6~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|always0~0 , AXI_INTERFACE|send_fct_now_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|data_out , AXI_INTERFACE|send_fct_now_0|data_out, spw_ulight_con, 1
instance = comp, \TX_B|block_sum_fct_send~0 , TX_B|block_sum_fct_send~0, spw_ulight_con, 1
instance = comp, \TX_B|block_sum_fct_send , TX_B|block_sum_fct_send, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag~2 , TX_B|fct_flag~2, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag[0] , TX_B|fct_flag[0], spw_ulight_con, 1
instance = comp, \TX_B|first_time~feeder , TX_B|first_time~feeder, spw_ulight_con, 1
instance = comp, \TX_B|first_time , TX_B|first_time, spw_ulight_con, 1
instance = comp, \TX_B|hold_null~0 , TX_B|hold_null~0, spw_ulight_con, 1
instance = comp, \TX_B|hold_null~1 , TX_B|hold_null~1, spw_ulight_con, 1
instance = comp, \TX_B|hold_null , TX_B|hold_null, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag~1 , TX_B|fct_flag~1, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag[1] , TX_B|fct_flag[1], spw_ulight_con, 1
instance = comp, \TX_B|fct_flag~0 , TX_B|fct_flag~0, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag[2]~3 , TX_B|fct_flag[2]~3, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag[2]~7 , TX_B|fct_flag[2]~7, spw_ulight_con, 1
instance = comp, \TX_B|fct_flag[2] , TX_B|fct_flag[2], spw_ulight_con, 1
instance = comp, \TX_B|always4~0 , TX_B|always4~0, spw_ulight_con, 1
instance = comp, \TX_B|always4~1 , TX_B|always4~1, spw_ulight_con, 1
instance = comp, \TX_B|state_tx.tx_spw_start~0 , TX_B|state_tx.tx_spw_start~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_fct~0 , RX_B|rx_got_fct~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_fct~1 , RX_B|rx_got_fct~1, spw_ulight_con, 1
instance = comp, \TX_B|block_sum , TX_B|block_sum, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive~0 , TX_B|fct_counter_receive~0, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[0]~9 , TX_B|fct_counter_receive[0]~9, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive~6 , TX_B|fct_counter_receive~6, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[0] , TX_B|fct_counter_receive[0], spw_ulight_con, 1
instance = comp, \TX_B|Add1~1 , TX_B|Add1~1, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[1] , TX_B|fct_counter_receive[1], spw_ulight_con, 1
instance = comp, \TX_B|Add1~0 , TX_B|Add1~0, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[2] , TX_B|fct_counter_receive[2], spw_ulight_con, 1
instance = comp, \TX_B|always4~2 , TX_B|always4~2, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[4]~3 , TX_B|fct_counter_receive[4]~3, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[3]~5 , TX_B|fct_counter_receive[3]~5, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[3] , TX_B|fct_counter_receive[3], spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[4]~4 , TX_B|fct_counter_receive[4]~4, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[4]~feeder , TX_B|fct_counter_receive[4]~feeder, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[4] , TX_B|fct_counter_receive[4], spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[5]~1 , TX_B|fct_counter_receive[5]~1, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[5]~2 , TX_B|fct_counter_receive[5]~2, spw_ulight_con, 1
instance = comp, \TX_B|fct_counter_receive[5] , TX_B|fct_counter_receive[5], spw_ulight_con, 1
instance = comp, \TX_B|always4~3 , TX_B|always4~3, spw_ulight_con, 1
instance = comp, \TX_B|state_tx~8 , TX_B|state_tx~8, spw_ulight_con, 1
instance = comp, \TX_B|state_tx.tx_spw_full , TX_B|state_tx.tx_spw_full, spw_ulight_con, 1
instance = comp, \TX_B|Selector5~0 , TX_B|Selector5~0, spw_ulight_con, 1
instance = comp, \TX_B|always1~0 , TX_B|always1~0, spw_ulight_con, 1
instance = comp, \TX_B|last_type~11 , TX_B|last_type~11, spw_ulight_con, 1
instance = comp, \TX_B|last_type.NULL , TX_B|last_type.NULL, spw_ulight_con, 1
instance = comp, \TX_B|last_type~10 , TX_B|last_type~10, spw_ulight_con, 1
instance = comp, \TX_B|last_type.FCT , TX_B|last_type.FCT, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~14 , TX_B|tx_dout~14, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~15 , TX_B|tx_dout~15, spw_ulight_con, 1
instance = comp, \TX_B|last_tx_dout , TX_B|last_tx_dout, spw_ulight_con, 1
instance = comp, \TX_B|always1~1 , TX_B|always1~1, spw_ulight_con, 1
instance = comp, \TX_B|tx_sout~1 , TX_B|tx_sout~1, spw_ulight_con, 1
instance = comp, \TX_B|tx_sout~0 , TX_B|tx_sout~0, spw_ulight_con, 1
instance = comp, \RX|first_time~feeder , RX|first_time~feeder, spw_ulight_con, 1
instance = comp, \RX|first_time , RX|first_time, spw_ulight_con, 1
instance = comp, \RX|negedge_clk , RX|negedge_clk, spw_ulight_con, 1
instance = comp, \RX|rx_got_null~feeder , RX|rx_got_null~feeder, spw_ulight_con, 1
instance = comp, \RX|bit_c_0 , RX|bit_c_0, spw_ulight_con, 1
instance = comp, \RX|is_control~0 , RX|is_control~0, spw_ulight_con, 1
instance = comp, \RX|is_control , RX|is_control, spw_ulight_con, 1
instance = comp, \RX|is_data~0 , RX|is_data~0, spw_ulight_con, 1
instance = comp, \RX|is_data , RX|is_data, spw_ulight_con, 1
instance = comp, \RX|counter_neg~3 , RX|counter_neg~3, spw_ulight_con, 1
instance = comp, \RX|counter_neg[0] , RX|counter_neg[0], spw_ulight_con, 1
instance = comp, \RX|counter_neg~4 , RX|counter_neg~4, spw_ulight_con, 1
instance = comp, \RX|counter_neg[1] , RX|counter_neg[1], spw_ulight_con, 1
instance = comp, \RX|Add0~0 , RX|Add0~0, spw_ulight_con, 1
instance = comp, \RX|counter_neg~0 , RX|counter_neg~0, spw_ulight_con, 1
instance = comp, \RX|counter_neg[2] , RX|counter_neg[2], spw_ulight_con, 1
instance = comp, \RX|Equal2~0 , RX|Equal2~0, spw_ulight_con, 1
instance = comp, \RX|Add0~2 , RX|Add0~2, spw_ulight_con, 1
instance = comp, \RX|counter_neg~2 , RX|counter_neg~2, spw_ulight_con, 1
instance = comp, \RX|counter_neg[3] , RX|counter_neg[3], spw_ulight_con, 1
instance = comp, \rtl~5 , rtl~5, spw_ulight_con, 1
instance = comp, \RX|Add0~1 , RX|Add0~1, spw_ulight_con, 1
instance = comp, \RX|counter_neg~1 , RX|counter_neg~1, spw_ulight_con, 1
instance = comp, \RX|counter_neg[4] , RX|counter_neg[4], spw_ulight_con, 1
instance = comp, \RX|Equal0~0 , RX|Equal0~0, spw_ulight_con, 1
instance = comp, \RX|bit_c_2 , RX|bit_c_2, spw_ulight_con, 1
instance = comp, \RX|ready_control~0 , RX|ready_control~0, spw_ulight_con, 1
instance = comp, \RX|control_r[2] , RX|control_r[2], spw_ulight_con, 1
instance = comp, \RX|control[2] , RX|control[2], spw_ulight_con, 1
instance = comp, \RX|control_l_r[2] , RX|control_l_r[2], spw_ulight_con, 1
instance = comp, \RX|control_r[0] , RX|control_r[0], spw_ulight_con, 1
instance = comp, \RX|control[0] , RX|control[0], spw_ulight_con, 1
instance = comp, \RX|bit_c_1 , RX|bit_c_1, spw_ulight_con, 1
instance = comp, \RX|control_r[1] , RX|control_r[1], spw_ulight_con, 1
instance = comp, \RX|control[1] , RX|control[1], spw_ulight_con, 1
instance = comp, \RX|rx_got_null~0 , RX|rx_got_null~0, spw_ulight_con, 1
instance = comp, \RX|control_l_r[1] , RX|control_l_r[1], spw_ulight_con, 1
instance = comp, \RX|Equal3~0 , RX|Equal3~0, spw_ulight_con, 1
instance = comp, \RX|last_is_data~0 , RX|last_is_data~0, spw_ulight_con, 1
instance = comp, \RX|last_is_data , RX|last_is_data, spw_ulight_con, 1
instance = comp, \RX|control_l_r[0] , RX|control_l_r[0], spw_ulight_con, 1
instance = comp, \RX|last_is_control~0 , RX|last_is_control~0, spw_ulight_con, 1
instance = comp, \RX|last_is_control , RX|last_is_control, spw_ulight_con, 1
instance = comp, \RX|rx_got_null~1 , RX|rx_got_null~1, spw_ulight_con, 1
instance = comp, \RX|rx_got_null , RX|rx_got_null, spw_ulight_con, 1
instance = comp, \RX|rx_got_nchar~feeder , RX|rx_got_nchar~feeder, spw_ulight_con, 1
instance = comp, \RX|always9~0 , RX|always9~0, spw_ulight_con, 1
instance = comp, \RX|rx_got_nchar , RX|rx_got_nchar, spw_ulight_con, 1
instance = comp, \RX|rx_got_fct_fsm~feeder , RX|rx_got_fct_fsm~feeder, spw_ulight_con, 1
instance = comp, \RX|always10~0 , RX|always10~0, spw_ulight_con, 1
instance = comp, \RX|rx_got_fct_fsm , RX|rx_got_fct_fsm, spw_ulight_con, 1
instance = comp, \RX|rx_got_time_code~feeder , RX|rx_got_time_code~feeder, spw_ulight_con, 1
instance = comp, \RX|rx_got_time_code~0 , RX|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \RX|rx_got_time_code , RX|rx_got_time_code, spw_ulight_con, 1
instance = comp, \RX|last_was_control~0 , RX|last_was_control~0, spw_ulight_con, 1
instance = comp, \RX|last_was_control , RX|last_was_control, spw_ulight_con, 1
instance = comp, \RX|Equal6~0 , RX|Equal6~0, spw_ulight_con, 1
instance = comp, \RX|bit_d_1 , RX|bit_d_1, spw_ulight_con, 1
instance = comp, \RX|bit_d_3 , RX|bit_d_3, spw_ulight_con, 1
instance = comp, \RX|bit_d_5~feeder , RX|bit_d_5~feeder, spw_ulight_con, 1
instance = comp, \RX|bit_d_5 , RX|bit_d_5, spw_ulight_con, 1
instance = comp, \RX|bit_d_7 , RX|bit_d_7, spw_ulight_con, 1
instance = comp, \RX|dta_timec[0]~feeder , RX|dta_timec[0]~feeder, spw_ulight_con, 1
instance = comp, \RX|dta_timec[0] , RX|dta_timec[0], spw_ulight_con, 1
instance = comp, \RX|data[9]~1 , RX|data[9]~1, spw_ulight_con, 1
instance = comp, \RX|last_is_timec~0 , RX|last_is_timec~0, spw_ulight_con, 1
instance = comp, \RX|last_is_timec~feeder , RX|last_is_timec~feeder, spw_ulight_con, 1
instance = comp, \RX|last_is_timec , RX|last_is_timec, spw_ulight_con, 1
instance = comp, \RX|data[9]~2 , RX|data[9]~2, spw_ulight_con, 1
instance = comp, \RX|data[0] , RX|data[0], spw_ulight_con, 1
instance = comp, \RX|last_was_timec~0 , RX|last_was_timec~0, spw_ulight_con, 1
instance = comp, \RX|last_was_timec , RX|last_was_timec, spw_ulight_con, 1
instance = comp, \RX|last_was_data~0 , RX|last_was_data~0, spw_ulight_con, 1
instance = comp, \RX|last_was_data , RX|last_was_data, spw_ulight_con, 1
instance = comp, \RX|rx_error~2 , RX|rx_error~2, spw_ulight_con, 1
instance = comp, \RX|bit_d_9 , RX|bit_d_9, spw_ulight_con, 1
instance = comp, \RX|dta_timec[9]~feeder , RX|dta_timec[9]~feeder, spw_ulight_con, 1
instance = comp, \RX|dta_timec[9] , RX|dta_timec[9], spw_ulight_con, 1
instance = comp, \RX|data[9]~0 , RX|data[9]~0, spw_ulight_con, 1
instance = comp, \RX|data[9] , RX|data[9], spw_ulight_con, 1
instance = comp, \RX|bit_d_0 , RX|bit_d_0, spw_ulight_con, 1
instance = comp, \RX|bit_d_2 , RX|bit_d_2, spw_ulight_con, 1
instance = comp, \RX|bit_d_4 , RX|bit_d_4, spw_ulight_con, 1
instance = comp, \RX|bit_d_6 , RX|bit_d_6, spw_ulight_con, 1
instance = comp, \RX|bit_d_8 , RX|bit_d_8, spw_ulight_con, 1
instance = comp, \RX|dta_timec[8]~feeder , RX|dta_timec[8]~feeder, spw_ulight_con, 1
instance = comp, \RX|dta_timec[8] , RX|dta_timec[8], spw_ulight_con, 1
instance = comp, \RX|data[8]~3 , RX|data[8]~3, spw_ulight_con, 1
instance = comp, \RX|data[8] , RX|data[8], spw_ulight_con, 1
instance = comp, \RX|always8~0 , RX|always8~0, spw_ulight_con, 1
instance = comp, \RX|dta_timec[1] , RX|dta_timec[1], spw_ulight_con, 1
instance = comp, \RX|data[1]~4 , RX|data[1]~4, spw_ulight_con, 1
instance = comp, \RX|data[1] , RX|data[1], spw_ulight_con, 1
instance = comp, \RX|data_l_r[7]~0 , RX|data_l_r[7]~0, spw_ulight_con, 1
instance = comp, \RX|data_l_r[1] , RX|data_l_r[1], spw_ulight_con, 1
instance = comp, \RX|dta_timec[4]~feeder , RX|dta_timec[4]~feeder, spw_ulight_con, 1
instance = comp, \RX|dta_timec[4] , RX|dta_timec[4], spw_ulight_con, 1
instance = comp, \RX|data[4]~8 , RX|data[4]~8, spw_ulight_con, 1
instance = comp, \RX|data[4] , RX|data[4], spw_ulight_con, 1
instance = comp, \RX|data_l_r[4] , RX|data_l_r[4], spw_ulight_con, 1
instance = comp, \RX|dta_timec[7]~feeder , RX|dta_timec[7]~feeder, spw_ulight_con, 1
instance = comp, \RX|dta_timec[7] , RX|dta_timec[7], spw_ulight_con, 1
instance = comp, \RX|data[7]~5 , RX|data[7]~5, spw_ulight_con, 1
instance = comp, \RX|data[7] , RX|data[7], spw_ulight_con, 1
instance = comp, \RX|data_l_r[7]~feeder , RX|data_l_r[7]~feeder, spw_ulight_con, 1
instance = comp, \RX|data_l_r[7] , RX|data_l_r[7], spw_ulight_con, 1
instance = comp, \RX|dta_timec[5]~feeder , RX|dta_timec[5]~feeder, spw_ulight_con, 1
instance = comp, \RX|dta_timec[5] , RX|dta_timec[5], spw_ulight_con, 1
instance = comp, \RX|data[5]~7 , RX|data[5]~7, spw_ulight_con, 1
instance = comp, \RX|data[5] , RX|data[5], spw_ulight_con, 1
instance = comp, \RX|data_l_r[5]~feeder , RX|data_l_r[5]~feeder, spw_ulight_con, 1
instance = comp, \RX|data_l_r[5] , RX|data_l_r[5], spw_ulight_con, 1
instance = comp, \RX|dta_timec[6] , RX|dta_timec[6], spw_ulight_con, 1
instance = comp, \RX|data[6]~6 , RX|data[6]~6, spw_ulight_con, 1
instance = comp, \RX|data[6] , RX|data[6], spw_ulight_con, 1
instance = comp, \RX|data_l_r[6]~feeder , RX|data_l_r[6]~feeder, spw_ulight_con, 1
instance = comp, \RX|data_l_r[6] , RX|data_l_r[6], spw_ulight_con, 1
instance = comp, \RX|dta_timec[2] , RX|dta_timec[2], spw_ulight_con, 1
instance = comp, \RX|data[2]~10 , RX|data[2]~10, spw_ulight_con, 1
instance = comp, \RX|data[2] , RX|data[2], spw_ulight_con, 1
instance = comp, \RX|data_l_r[2] , RX|data_l_r[2], spw_ulight_con, 1
instance = comp, \RX|dta_timec[3] , RX|dta_timec[3], spw_ulight_con, 1
instance = comp, \RX|data[3]~9 , RX|data[3]~9, spw_ulight_con, 1
instance = comp, \RX|data[3] , RX|data[3], spw_ulight_con, 1
instance = comp, \RX|data_l_r[3] , RX|data_l_r[3], spw_ulight_con, 1
instance = comp, \RX|always8~3 , RX|always8~3, spw_ulight_con, 1
instance = comp, \RX|timecode[0]~0 , RX|timecode[0]~0, spw_ulight_con, 1
instance = comp, \RX|timecode[1] , RX|timecode[1], spw_ulight_con, 1
instance = comp, \RX|timecode[0] , RX|timecode[0], spw_ulight_con, 1
instance = comp, \RX|timecode[3] , RX|timecode[3], spw_ulight_con, 1
instance = comp, \RX|timecode[2] , RX|timecode[2], spw_ulight_con, 1
instance = comp, \RX|always8~2 , RX|always8~2, spw_ulight_con, 1
instance = comp, \RX|timecode[6] , RX|timecode[6], spw_ulight_con, 1
instance = comp, \RX|timecode[5] , RX|timecode[5], spw_ulight_con, 1
instance = comp, \RX|timecode[7] , RX|timecode[7], spw_ulight_con, 1
instance = comp, \RX|timecode[4] , RX|timecode[4], spw_ulight_con, 1
instance = comp, \RX|always8~1 , RX|always8~1, spw_ulight_con, 1
instance = comp, \RX|rx_error~1 , RX|rx_error~1, spw_ulight_con, 1
instance = comp, \RX|rx_error~3 , RX|rx_error~3, spw_ulight_con, 1
instance = comp, \RX|rx_error~0 , RX|rx_error~0, spw_ulight_con, 1
instance = comp, \RX|always8~5 , RX|always8~5, spw_ulight_con, 1
instance = comp, \RX|bit_c_3 , RX|bit_c_3, spw_ulight_con, 1
instance = comp, \RX|control_r[3] , RX|control_r[3], spw_ulight_con, 1
instance = comp, \RX|control[3] , RX|control[3], spw_ulight_con, 1
instance = comp, \RX|always8~4 , RX|always8~4, spw_ulight_con, 1
instance = comp, \RX|rx_error~4 , RX|rx_error~4, spw_ulight_con, 1
instance = comp, \RX|rx_error~5 , RX|rx_error~5, spw_ulight_con, 1
instance = comp, \RX|rx_error~6 , RX|rx_error~6, spw_ulight_con, 1
instance = comp, \RX|rx_error~7 , RX|rx_error~7, spw_ulight_con, 1
instance = comp, \RX|rx_error , RX|rx_error, spw_ulight_con, 1
instance = comp, \FSM|always0~0 , FSM|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable|always0~0 , AXI_INTERFACE|link_disable|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable|data_out , AXI_INTERFACE|link_disable|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_003|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|always0~0 , AXI_INTERFACE|auto_start|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|data_out , AXI_INTERFACE|auto_start|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_022|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start|always0~0 , AXI_INTERFACE|link_start|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start|data_out , AXI_INTERFACE|link_start|data_out, spw_ulight_con, 1
instance = comp, \FSM|always0~1 , FSM|always0~1, spw_ulight_con, 1
instance = comp, \FSM|Add0~45 , FSM|Add0~45, spw_ulight_con, 1
instance = comp, \FSM|after128us~13 , FSM|after128us~13, spw_ulight_con, 1
instance = comp, \FSM|after128us[0] , FSM|after128us[0], spw_ulight_con, 1
instance = comp, \FSM|Add0~41 , FSM|Add0~41, spw_ulight_con, 1
instance = comp, \FSM|after128us~12 , FSM|after128us~12, spw_ulight_con, 1
instance = comp, \FSM|after128us[1] , FSM|after128us[1], spw_ulight_con, 1
instance = comp, \FSM|Add0~29 , FSM|Add0~29, spw_ulight_con, 1
instance = comp, \FSM|after128us~9 , FSM|after128us~9, spw_ulight_con, 1
instance = comp, \FSM|after128us[2] , FSM|after128us[2], spw_ulight_con, 1
instance = comp, \FSM|Add0~25 , FSM|Add0~25, spw_ulight_con, 1
instance = comp, \FSM|after128us~8 , FSM|after128us~8, spw_ulight_con, 1
instance = comp, \FSM|after128us[3] , FSM|after128us[3], spw_ulight_con, 1
instance = comp, \FSM|Add0~21 , FSM|Add0~21, spw_ulight_con, 1
instance = comp, \FSM|after128us~7 , FSM|after128us~7, spw_ulight_con, 1
instance = comp, \FSM|after128us[4] , FSM|after128us[4], spw_ulight_con, 1
instance = comp, \FSM|Add0~17 , FSM|Add0~17, spw_ulight_con, 1
instance = comp, \FSM|after128us~6 , FSM|after128us~6, spw_ulight_con, 1
instance = comp, \FSM|after128us[5] , FSM|after128us[5], spw_ulight_con, 1
instance = comp, \FSM|Add0~37 , FSM|Add0~37, spw_ulight_con, 1
instance = comp, \FSM|after128us~11 , FSM|after128us~11, spw_ulight_con, 1
instance = comp, \FSM|after128us[6] , FSM|after128us[6], spw_ulight_con, 1
instance = comp, \FSM|Add0~33 , FSM|Add0~33, spw_ulight_con, 1
instance = comp, \FSM|Add0~13 , FSM|Add0~13, spw_ulight_con, 1
instance = comp, \FSM|after128us~5 , FSM|after128us~5, spw_ulight_con, 1
instance = comp, \FSM|after128us[8] , FSM|after128us[8], spw_ulight_con, 1
instance = comp, \FSM|Add0~9 , FSM|Add0~9, spw_ulight_con, 1
instance = comp, \FSM|after128us~4 , FSM|after128us~4, spw_ulight_con, 1
instance = comp, \FSM|after128us[9] , FSM|after128us[9], spw_ulight_con, 1
instance = comp, \FSM|Add0~5 , FSM|Add0~5, spw_ulight_con, 1
instance = comp, \FSM|Add0~1 , FSM|Add0~1, spw_ulight_con, 1
instance = comp, \FSM|after128us~2 , FSM|after128us~2, spw_ulight_con, 1
instance = comp, \FSM|after128us[11] , FSM|after128us[11], spw_ulight_con, 1
instance = comp, \FSM|LessThan1~0 , FSM|LessThan1~0, spw_ulight_con, 1
instance = comp, \FSM|Add1~13 , FSM|Add1~13, spw_ulight_con, 1
instance = comp, \FSM|Add1~1 , FSM|Add1~1, spw_ulight_con, 1
instance = comp, \FSM|Add1~9 , FSM|Add1~9, spw_ulight_con, 1
instance = comp, \FSM|Equal0~4 , FSM|Equal0~4, spw_ulight_con, 1
instance = comp, \FSM|after64us~3 , FSM|after64us~3, spw_ulight_con, 1
instance = comp, \FSM|after64us[10] , FSM|after64us[10], spw_ulight_con, 1
instance = comp, \FSM|Add1~5 , FSM|Add1~5, spw_ulight_con, 1
instance = comp, \FSM|after64us~2 , FSM|after64us~2, spw_ulight_con, 1
instance = comp, \FSM|after64us[11] , FSM|after64us[11], spw_ulight_con, 1
instance = comp, \FSM|after64us~0 , FSM|after64us~0, spw_ulight_con, 1
instance = comp, \FSM|Add1~45 , FSM|Add1~45, spw_ulight_con, 1
instance = comp, \FSM|after64us~12 , FSM|after64us~12, spw_ulight_con, 1
instance = comp, \FSM|after64us[0] , FSM|after64us[0], spw_ulight_con, 1
instance = comp, \FSM|Add1~41 , FSM|Add1~41, spw_ulight_con, 1
instance = comp, \FSM|Add1~29 , FSM|Add1~29, spw_ulight_con, 1
instance = comp, \FSM|after64us~8 , FSM|after64us~8, spw_ulight_con, 1
instance = comp, \FSM|after64us[2] , FSM|after64us[2], spw_ulight_con, 1
instance = comp, \FSM|Add1~25 , FSM|Add1~25, spw_ulight_con, 1
instance = comp, \FSM|after64us~7 , FSM|after64us~7, spw_ulight_con, 1
instance = comp, \FSM|after64us[3] , FSM|after64us[3], spw_ulight_con, 1
instance = comp, \FSM|Add1~21 , FSM|Add1~21, spw_ulight_con, 1
instance = comp, \FSM|Add1~37 , FSM|Add1~37, spw_ulight_con, 1
instance = comp, \FSM|after64us~10 , FSM|after64us~10, spw_ulight_con, 1
instance = comp, \FSM|after64us[5] , FSM|after64us[5], spw_ulight_con, 1
instance = comp, \FSM|Add1~33 , FSM|Add1~33, spw_ulight_con, 1
instance = comp, \FSM|after64us~9 , FSM|after64us~9, spw_ulight_con, 1
instance = comp, \FSM|after64us[6] , FSM|after64us[6], spw_ulight_con, 1
instance = comp, \FSM|Add1~17 , FSM|Add1~17, spw_ulight_con, 1
instance = comp, \FSM|after64us~5 , FSM|after64us~5, spw_ulight_con, 1
instance = comp, \FSM|after64us[7] , FSM|after64us[7], spw_ulight_con, 1
instance = comp, \FSM|after64us~4 , FSM|after64us~4, spw_ulight_con, 1
instance = comp, \FSM|after64us[8] , FSM|after64us[8], spw_ulight_con, 1
instance = comp, \FSM|Equal0~3 , FSM|Equal0~3, spw_ulight_con, 1
instance = comp, \FSM|after64us~1 , FSM|after64us~1, spw_ulight_con, 1
instance = comp, \FSM|after64us[9] , FSM|after64us[9], spw_ulight_con, 1
instance = comp, \FSM|after64us~11 , FSM|after64us~11, spw_ulight_con, 1
instance = comp, \FSM|after64us[1] , FSM|after64us[1], spw_ulight_con, 1
instance = comp, \FSM|Equal0~2 , FSM|Equal0~2, spw_ulight_con, 1
instance = comp, \FSM|after64us~6 , FSM|after64us~6, spw_ulight_con, 1
instance = comp, \FSM|after64us[4] , FSM|after64us[4], spw_ulight_con, 1
instance = comp, \FSM|Equal0~1 , FSM|Equal0~1, spw_ulight_con, 1
instance = comp, \FSM|Equal0~0 , FSM|Equal0~0, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~9 , FSM|state_fsm~9, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~10 , FSM|state_fsm~10, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.error_wait , FSM|state_fsm.error_wait, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~17 , FSM|state_fsm~17, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~18 , FSM|state_fsm~18, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.connecting , FSM|state_fsm.connecting, spw_ulight_con, 1
instance = comp, \FSM|after128us~0 , FSM|after128us~0, spw_ulight_con, 1
instance = comp, \FSM|Equal1~1 , FSM|Equal1~1, spw_ulight_con, 1
instance = comp, \FSM|after128us~1 , FSM|after128us~1, spw_ulight_con, 1
instance = comp, \FSM|after128us~10 , FSM|after128us~10, spw_ulight_con, 1
instance = comp, \FSM|after128us[7] , FSM|after128us[7], spw_ulight_con, 1
instance = comp, \FSM|Equal1~2 , FSM|Equal1~2, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~11 , FSM|state_fsm~11, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~12 , FSM|state_fsm~12, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.ready , FSM|state_fsm.ready, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.error_reset~0 , FSM|state_fsm.error_reset~0, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~13 , FSM|state_fsm~13, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~14 , FSM|state_fsm~14, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~15 , FSM|state_fsm~15, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~16 , FSM|state_fsm~16, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.started , FSM|state_fsm.started, spw_ulight_con, 1
instance = comp, \FSM|Selector4~0 , FSM|Selector4~0, spw_ulight_con, 1
instance = comp, \FSM|after128us~3 , FSM|after128us~3, spw_ulight_con, 1
instance = comp, \FSM|after128us[10] , FSM|after128us[10], spw_ulight_con, 1
instance = comp, \FSM|Equal1~0 , FSM|Equal1~0, spw_ulight_con, 1
instance = comp, \FSM|Equal1~3 , FSM|Equal1~3, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~19 , FSM|state_fsm~19, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~20 , FSM|state_fsm~20, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.run , FSM|state_fsm.run, spw_ulight_con, 1
instance = comp, \TX|state_tx~10 , TX|state_tx~10, spw_ulight_con, 1
instance = comp, \TX|ready_tx_data~0 , TX|ready_tx_data~0, spw_ulight_con, 1
instance = comp, \TX|always1~0 , TX|always1~0, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer[0]~4 , TX|global_counter_transfer[0]~4, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer[0] , TX|global_counter_transfer[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[87] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[87], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w|always0~0 , AXI_INTERFACE|data_en_to_w|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w|data_out , AXI_INTERFACE|data_en_to_w|data_out, spw_ulight_con, 1
instance = comp, \TX|Equal5~1 , TX|Equal5~1, spw_ulight_con, 1
instance = comp, \TX|Equal5~2 , TX|Equal5~2, spw_ulight_con, 1
instance = comp, \TX|hold_fct~0 , TX|hold_fct~0, spw_ulight_con, 1
instance = comp, \TX|hold_fct , TX|hold_fct, spw_ulight_con, 1
instance = comp, \TX|enable_n_char~1 , TX|enable_n_char~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|always0~0 , AXI_INTERFACE|data_tx_to_w|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[8] , AXI_INTERFACE|data_tx_to_w|data_out[8], spw_ulight_con, 1
instance = comp, \TX|last_type~11 , TX|last_type~11, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer~3 , TX|global_counter_transfer~3, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer[1] , TX|global_counter_transfer[1], spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer~1 , TX|global_counter_transfer~1, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer~2 , TX|global_counter_transfer~2, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer[2] , TX|global_counter_transfer[2], spw_ulight_con, 1
instance = comp, \TX|Equal5~0 , TX|Equal5~0, spw_ulight_con, 1
instance = comp, \TX|last_type~10 , TX|last_type~10, spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[7]~0 , TX|txdata_flagctrl_tx_last[7]~0, spw_ulight_con, 1
instance = comp, \RX|rx_got_fct~0 , RX|rx_got_fct~0, spw_ulight_con, 1
instance = comp, \TX|block_sum~0 , TX|block_sum~0, spw_ulight_con, 1
instance = comp, \TX|block_sum , TX|block_sum, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~9 , TX|fct_counter_receive~9, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~12 , TX|fct_counter_receive~12, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive[0] , TX|fct_counter_receive[0], spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~11 , TX|fct_counter_receive~11, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive[1] , TX|fct_counter_receive[1], spw_ulight_con, 1
instance = comp, \TX|Add1~0 , TX|Add1~0, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~10 , TX|fct_counter_receive~10, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive[2] , TX|fct_counter_receive[2], spw_ulight_con, 1
instance = comp, \TX|LessThan2~2 , TX|LessThan2~2, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~6 , TX|fct_counter_receive~6, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~7 , TX|fct_counter_receive~7, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~8 , TX|fct_counter_receive~8, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive[3] , TX|fct_counter_receive[3], spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~4 , TX|fct_counter_receive~4, spw_ulight_con, 1
instance = comp, \TX|fct_counter~0 , TX|fct_counter~0, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~3 , TX|fct_counter_receive~3, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~5 , TX|fct_counter_receive~5, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive[4] , TX|fct_counter_receive[4], spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~0 , TX|fct_counter_receive~0, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~1 , TX|fct_counter_receive~1, spw_ulight_con, 1
instance = comp, \TX|LessThan2~1 , TX|LessThan2~1, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive~2 , TX|fct_counter_receive~2, spw_ulight_con, 1
instance = comp, \TX|fct_counter_receive[5] , TX|fct_counter_receive[5], spw_ulight_con, 1
instance = comp, \TX|LessThan2~0 , TX|LessThan2~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_024|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now|always0~0 , AXI_INTERFACE|send_fct_now|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now|data_out , AXI_INTERFACE|send_fct_now|data_out, spw_ulight_con, 1
instance = comp, \TX|fct_flag~0 , TX|fct_flag~0, spw_ulight_con, 1
instance = comp, \TX|block_sum_fct_send~0 , TX|block_sum_fct_send~0, spw_ulight_con, 1
instance = comp, \TX|block_sum_fct_send , TX|block_sum_fct_send, spw_ulight_con, 1
instance = comp, \TX|fct_flag~5 , TX|fct_flag~5, spw_ulight_con, 1
instance = comp, \TX|fct_flag[0] , TX|fct_flag[0], spw_ulight_con, 1
instance = comp, \TX|fct_flag~4 , TX|fct_flag~4, spw_ulight_con, 1
instance = comp, \TX|fct_flag~2 , TX|fct_flag~2, spw_ulight_con, 1
instance = comp, \TX|fct_flag~3 , TX|fct_flag~3, spw_ulight_con, 1
instance = comp, \TX|fct_flag[1] , TX|fct_flag[1], spw_ulight_con, 1
instance = comp, \TX|fct_flag~1 , TX|fct_flag~1, spw_ulight_con, 1
instance = comp, \TX|fct_flag[2] , TX|fct_flag[2], spw_ulight_con, 1
instance = comp, \TX|always4~0 , TX|always4~0, spw_ulight_con, 1
instance = comp, \TX|state_tx~8 , TX|state_tx~8, spw_ulight_con, 1
instance = comp, \TX|state_tx~9 , TX|state_tx~9, spw_ulight_con, 1
instance = comp, \TX|state_tx.tx_spw_full , TX|state_tx.tx_spw_full, spw_ulight_con, 1
instance = comp, \TX|state_tx.tx_spw_start~0 , TX|state_tx.tx_spw_start~0, spw_ulight_con, 1
instance = comp, \TX|always4~2 , TX|always4~2, spw_ulight_con, 1
instance = comp, \TX|state_tx~13 , TX|state_tx~13, spw_ulight_con, 1
instance = comp, \TX|state_tx.tx_spw_start , TX|state_tx.tx_spw_start, spw_ulight_con, 1
instance = comp, \TX|state_tx~12 , TX|state_tx~12, spw_ulight_con, 1
instance = comp, \TX|state_tx.tx_spw_null , TX|state_tx.tx_spw_null, spw_ulight_con, 1
instance = comp, \TX|state_tx~11 , TX|state_tx~11, spw_ulight_con, 1
instance = comp, \TX|state_tx.tx_spw_null_fct , TX|state_tx.tx_spw_null_fct, spw_ulight_con, 1
instance = comp, \TX|hold_data~0 , TX|hold_data~0, spw_ulight_con, 1
instance = comp, \TX|hold_data , TX|hold_data, spw_ulight_con, 1
instance = comp, \TX|Selector5~0 , TX|Selector5~0, spw_ulight_con, 1
instance = comp, \TX|Add5~0 , TX|Add5~0, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer~0 , TX|global_counter_transfer~0, spw_ulight_con, 1
instance = comp, \TX|global_counter_transfer[3] , TX|global_counter_transfer[3], spw_ulight_con, 1
instance = comp, \TX|tx_dout~23 , TX|tx_dout~23, spw_ulight_con, 1
instance = comp, \TX|hold_null~0 , TX|hold_null~0, spw_ulight_con, 1
instance = comp, \TX|hold_null~1 , TX|hold_null~1, spw_ulight_con, 1
instance = comp, \TX|hold_null , TX|hold_null, spw_ulight_con, 1
instance = comp, \TX|enable_n_char~0 , TX|enable_n_char~0, spw_ulight_con, 1
instance = comp, \TX|always4~1 , TX|always4~1, spw_ulight_con, 1
instance = comp, \TX|Selector4~0 , TX|Selector4~0, spw_ulight_con, 1
instance = comp, \TX|Selector4~1 , TX|Selector4~1, spw_ulight_con, 1
instance = comp, \TX|first_time , TX|first_time, spw_ulight_con, 1
instance = comp, \TX|last_type~12 , TX|last_type~12, spw_ulight_con, 1
instance = comp, \TX|last_type~14 , TX|last_type~14, spw_ulight_con, 1
instance = comp, \TX|last_type~15 , TX|last_type~15, spw_ulight_con, 1
instance = comp, \TX|last_type.FCT , TX|last_type.FCT, spw_ulight_con, 1
instance = comp, \TX|last_type~16 , TX|last_type~16, spw_ulight_con, 1
instance = comp, \TX|last_type~17 , TX|last_type~17, spw_ulight_con, 1
instance = comp, \TX|last_type.EOP , TX|last_type.EOP, spw_ulight_con, 1
instance = comp, \TX|last_type~18 , TX|last_type~18, spw_ulight_con, 1
instance = comp, \TX|last_type~19 , TX|last_type~19, spw_ulight_con, 1
instance = comp, \TX|last_type~20 , TX|last_type~20, spw_ulight_con, 1
instance = comp, \TX|last_type.DATA , TX|last_type.DATA, spw_ulight_con, 1
instance = comp, \TX|last_type.NULL~0 , TX|last_type.NULL~0, spw_ulight_con, 1
instance = comp, \TX|last_type~13 , TX|last_type~13, spw_ulight_con, 1
instance = comp, \TX|last_type.NULL , TX|last_type.NULL, spw_ulight_con, 1
instance = comp, \TX|Equal5~3 , TX|Equal5~3, spw_ulight_con, 1
instance = comp, \TX|tx_dout~39 , TX|tx_dout~39, spw_ulight_con, 1
instance = comp, \TX|always0~29 , TX|always0~29, spw_ulight_con, 1
instance = comp, \TX|always0~23 , TX|always0~23, spw_ulight_con, 1
instance = comp, \TX|tx_dout~38 , TX|tx_dout~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[3] , AXI_INTERFACE|data_tx_to_w|data_out[3], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[3] , TX|txdata_flagctrl_tx_last[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[5] , AXI_INTERFACE|data_tx_to_w|data_out[5], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[5] , TX|txdata_flagctrl_tx_last[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[7] , AXI_INTERFACE|data_tx_to_w|data_out[7], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[7] , TX|txdata_flagctrl_tx_last[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[6] , AXI_INTERFACE|data_tx_to_w|data_out[6], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[6] , TX|txdata_flagctrl_tx_last[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[4] , AXI_INTERFACE|data_tx_to_w|data_out[4], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[4] , TX|txdata_flagctrl_tx_last[4], spw_ulight_con, 1
instance = comp, \TX|tx_dout~27 , TX|tx_dout~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[2] , AXI_INTERFACE|data_tx_to_w|data_out[2], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[2] , TX|txdata_flagctrl_tx_last[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[0] , AXI_INTERFACE|data_tx_to_w|data_out[0], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[0] , TX|txdata_flagctrl_tx_last[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|data_out[1] , AXI_INTERFACE|data_tx_to_w|data_out[1], spw_ulight_con, 1
instance = comp, \TX|txdata_flagctrl_tx_last[1] , TX|txdata_flagctrl_tx_last[1], spw_ulight_con, 1
instance = comp, \TX|tx_dout~28 , TX|tx_dout~28, spw_ulight_con, 1
instance = comp, \TX|tx_dout~35 , TX|tx_dout~35, spw_ulight_con, 1
instance = comp, \TX|tx_dout~36 , TX|tx_dout~36, spw_ulight_con, 1
instance = comp, \TX|tx_dout~34 , TX|tx_dout~34, spw_ulight_con, 1
instance = comp, \TX|always0~17 , TX|always0~17, spw_ulight_con, 1
instance = comp, \TX|always0~27 , TX|always0~27, spw_ulight_con, 1
instance = comp, \TX|tx_dout~32 , TX|tx_dout~32, spw_ulight_con, 1
instance = comp, \TX|always0~6 , TX|always0~6, spw_ulight_con, 1
instance = comp, \TX|always0~7 , TX|always0~7, spw_ulight_con, 1
instance = comp, \TX|always0~8 , TX|always0~8, spw_ulight_con, 1
instance = comp, \TX|always0~21 , TX|always0~21, spw_ulight_con, 1
instance = comp, \TX|tx_dout~29 , TX|tx_dout~29, spw_ulight_con, 1
instance = comp, \TX|tx_dout~30 , TX|tx_dout~30, spw_ulight_con, 1
instance = comp, \TX|always0~22 , TX|always0~22, spw_ulight_con, 1
instance = comp, \TX|always0~18 , TX|always0~18, spw_ulight_con, 1
instance = comp, \TX|always0~16 , TX|always0~16, spw_ulight_con, 1
instance = comp, \TX|always0~15 , TX|always0~15, spw_ulight_con, 1
instance = comp, \TX|always0~13 , TX|always0~13, spw_ulight_con, 1
instance = comp, \TX|always0~12 , TX|always0~12, spw_ulight_con, 1
instance = comp, \TX|always0~9 , TX|always0~9, spw_ulight_con, 1
instance = comp, \TX|tx_dout~24 , TX|tx_dout~24, spw_ulight_con, 1
instance = comp, \TX|tx_dout~25 , TX|tx_dout~25, spw_ulight_con, 1
instance = comp, \TX|tx_dout~26 , TX|tx_dout~26, spw_ulight_con, 1
instance = comp, \TX|tx_dout~22 , TX|tx_dout~22, spw_ulight_con, 1
instance = comp, \TX|always0~10 , TX|always0~10, spw_ulight_con, 1
instance = comp, \TX|always0~11 , TX|always0~11, spw_ulight_con, 1
instance = comp, \TX|tx_dout~21 , TX|tx_dout~21, spw_ulight_con, 1
instance = comp, \TX|tx_dout~20 , TX|tx_dout~20, spw_ulight_con, 1
instance = comp, \TX|tx_dout~19 , TX|tx_dout~19, spw_ulight_con, 1
instance = comp, \TX|always0~14 , TX|always0~14, spw_ulight_con, 1
instance = comp, \TX|tx_dout~18 , TX|tx_dout~18, spw_ulight_con, 1
instance = comp, \TX|tx_dout~17 , TX|tx_dout~17, spw_ulight_con, 1
instance = comp, \TX|tx_dout~16 , TX|tx_dout~16, spw_ulight_con, 1
instance = comp, \TX|tx_dout~15 , TX|tx_dout~15, spw_ulight_con, 1
instance = comp, \TX|always0~19 , TX|always0~19, spw_ulight_con, 1
instance = comp, \TX|tx_dout~14 , TX|tx_dout~14, spw_ulight_con, 1
instance = comp, \TX|always0~20 , TX|always0~20, spw_ulight_con, 1
instance = comp, \TX|tx_dout~12 , TX|tx_dout~12, spw_ulight_con, 1
instance = comp, \TX|tx_dout~31 , TX|tx_dout~31, spw_ulight_con, 1
instance = comp, \TX|always0~31 , TX|always0~31, spw_ulight_con, 1
instance = comp, \TX|tx_dout~10 , TX|tx_dout~10, spw_ulight_con, 1
instance = comp, \TX|tx_dout~41 , TX|tx_dout~41, spw_ulight_con, 1
instance = comp, \TX|always0~24 , TX|always0~24, spw_ulight_con, 1
instance = comp, \TX|tx_dout~8 , TX|tx_dout~8, spw_ulight_con, 1
instance = comp, \TX|always0~25 , TX|always0~25, spw_ulight_con, 1
instance = comp, \TX|tx_dout~6 , TX|tx_dout~6, spw_ulight_con, 1
instance = comp, \TX|always0~26 , TX|always0~26, spw_ulight_con, 1
instance = comp, \TX|tx_dout~5 , TX|tx_dout~5, spw_ulight_con, 1
instance = comp, \TX|tx_dout~4 , TX|tx_dout~4, spw_ulight_con, 1
instance = comp, \TX|tx_dout~33 , TX|tx_dout~33, spw_ulight_con, 1
instance = comp, \TX|always0~28 , TX|always0~28, spw_ulight_con, 1
instance = comp, \TX|tx_dout~2 , TX|tx_dout~2, spw_ulight_con, 1
instance = comp, \TX|tx_dout~37 , TX|tx_dout~37, spw_ulight_con, 1
instance = comp, \TX|always0~30 , TX|always0~30, spw_ulight_con, 1
instance = comp, \TX|tx_dout~0 , TX|tx_dout~0, spw_ulight_con, 1
instance = comp, \TX|tx_dout~40 , TX|tx_dout~40, spw_ulight_con, 1
instance = comp, \RX_B|posedge_clk , RX_B|posedge_clk, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~14 , FSM_B|state_fsm~14, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~15 , FSM_B|state_fsm~15, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~16 , FSM_B|state_fsm~16, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.started , FSM_B|state_fsm.started, spw_ulight_con, 1
instance = comp, \TX_B|always4~4 , TX_B|always4~4, spw_ulight_con, 1
instance = comp, \TX_B|state_tx~12 , TX_B|state_tx~12, spw_ulight_con, 1
instance = comp, \TX_B|state_tx.tx_spw_start , TX_B|state_tx.tx_spw_start, spw_ulight_con, 1
instance = comp, \TX_B|state_tx~9 , TX_B|state_tx~9, spw_ulight_con, 1
instance = comp, \TX_B|state_tx~11 , TX_B|state_tx~11, spw_ulight_con, 1
instance = comp, \TX_B|state_tx.tx_spw_null , TX_B|state_tx.tx_spw_null, spw_ulight_con, 1
instance = comp, \TX_B|state_tx~10 , TX_B|state_tx~10, spw_ulight_con, 1
instance = comp, \TX_B|state_tx.tx_spw_null_fct , TX_B|state_tx.tx_spw_null_fct, spw_ulight_con, 1
instance = comp, \TX_B|Selector4~0 , TX_B|Selector4~0, spw_ulight_con, 1
instance = comp, \TX_B|Selector4~1 , TX_B|Selector4~1, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer~0 , TX_B|global_counter_transfer~0, spw_ulight_con, 1
instance = comp, \TX_B|global_counter_transfer[3] , TX_B|global_counter_transfer[3], spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~6 , TX_B|tx_dout~6, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~4 , TX_B|tx_dout~4, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~5 , TX_B|tx_dout~5, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~7 , TX_B|tx_dout~7, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~8 , TX_B|tx_dout~8, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~9 , TX_B|tx_dout~9, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~10 , TX_B|tx_dout~10, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~11 , TX_B|tx_dout~11, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~12 , TX_B|tx_dout~12, spw_ulight_con, 1
instance = comp, \TX_B|always0~6 , TX_B|always0~6, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~13 , TX_B|tx_dout~13, spw_ulight_con, 1
instance = comp, \TX_B|tx_dout~16 , TX_B|tx_dout~16, spw_ulight_con, 1
instance = comp, \RX|posedge_clk , RX|posedge_clk, spw_ulight_con, 1
instance = comp, \FSM|Add2~29 , FSM|Add2~29, spw_ulight_con, 1
instance = comp, \FSM|after850ns~7 , FSM|after850ns~7, spw_ulight_con, 1
instance = comp, \FSM|after850ns[0] , FSM|after850ns[0], spw_ulight_con, 1
instance = comp, \FSM|Add2~45 , FSM|Add2~45, spw_ulight_con, 1
instance = comp, \FSM|after850ns~11 , FSM|after850ns~11, spw_ulight_con, 1
instance = comp, \FSM|after850ns[1] , FSM|after850ns[1], spw_ulight_con, 1
instance = comp, \FSM|Add2~41 , FSM|Add2~41, spw_ulight_con, 1
instance = comp, \FSM|after850ns~10 , FSM|after850ns~10, spw_ulight_con, 1
instance = comp, \FSM|after850ns[2] , FSM|after850ns[2], spw_ulight_con, 1
instance = comp, \FSM|Add2~25 , FSM|Add2~25, spw_ulight_con, 1
instance = comp, \FSM|after850ns~6 , FSM|after850ns~6, spw_ulight_con, 1
instance = comp, \FSM|after850ns[3] , FSM|after850ns[3], spw_ulight_con, 1
instance = comp, \FSM|Add2~37 , FSM|Add2~37, spw_ulight_con, 1
instance = comp, \FSM|after850ns~9 , FSM|after850ns~9, spw_ulight_con, 1
instance = comp, \FSM|after850ns[4] , FSM|after850ns[4], spw_ulight_con, 1
instance = comp, \FSM|Add2~33 , FSM|Add2~33, spw_ulight_con, 1
instance = comp, \FSM|after850ns~8 , FSM|after850ns~8, spw_ulight_con, 1
instance = comp, \FSM|after850ns[5] , FSM|after850ns[5], spw_ulight_con, 1
instance = comp, \FSM|LessThan2~0 , FSM|LessThan2~0, spw_ulight_con, 1
instance = comp, \FSM|Add2~21 , FSM|Add2~21, spw_ulight_con, 1
instance = comp, \FSM|after850ns~5 , FSM|after850ns~5, spw_ulight_con, 1
instance = comp, \FSM|after850ns[6] , FSM|after850ns[6], spw_ulight_con, 1
instance = comp, \FSM|Add2~17 , FSM|Add2~17, spw_ulight_con, 1
instance = comp, \FSM|after850ns~4 , FSM|after850ns~4, spw_ulight_con, 1
instance = comp, \FSM|after850ns[7] , FSM|after850ns[7], spw_ulight_con, 1
instance = comp, \FSM|Add2~13 , FSM|Add2~13, spw_ulight_con, 1
instance = comp, \FSM|after850ns~3 , FSM|after850ns~3, spw_ulight_con, 1
instance = comp, \FSM|after850ns[8] , FSM|after850ns[8], spw_ulight_con, 1
instance = comp, \FSM|Add2~9 , FSM|Add2~9, spw_ulight_con, 1
instance = comp, \FSM|after850ns~2 , FSM|after850ns~2, spw_ulight_con, 1
instance = comp, \FSM|after850ns[9] , FSM|after850ns[9], spw_ulight_con, 1
instance = comp, \FSM|LessThan2~1 , FSM|LessThan2~1, spw_ulight_con, 1
instance = comp, \FSM|Add2~5 , FSM|Add2~5, spw_ulight_con, 1
instance = comp, \FSM|after850ns~1 , FSM|after850ns~1, spw_ulight_con, 1
instance = comp, \FSM|after850ns[10] , FSM|after850ns[10], spw_ulight_con, 1
instance = comp, \FSM|Add2~1 , FSM|Add2~1, spw_ulight_con, 1
instance = comp, \FSM|after850ns~0 , FSM|after850ns~0, spw_ulight_con, 1
instance = comp, \FSM|after850ns[11] , FSM|after850ns[11], spw_ulight_con, 1
instance = comp, \FSM|Equal2~0 , FSM|Equal2~0, spw_ulight_con, 1
instance = comp, \FSM|Equal2~1 , FSM|Equal2~1, spw_ulight_con, 1
instance = comp, \FSM|Equal2~2 , FSM|Equal2~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_006|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx|always0~0 , AXI_INTERFACE|credit_error_rx|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx|data_out , AXI_INTERFACE|credit_error_rx|data_out, spw_ulight_con, 1
instance = comp, \FSM|always0~2 , FSM|always0~2, spw_ulight_con, 1
instance = comp, \FSM|always0~3 , FSM|always0~3, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~23 , FSM|state_fsm~23, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~21 , FSM|state_fsm~21, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~22 , FSM|state_fsm~22, spw_ulight_con, 1
instance = comp, \FSM|Selector0~0 , FSM|Selector0~0, spw_ulight_con, 1
instance = comp, \FSM|state_fsm~24 , FSM|state_fsm~24, spw_ulight_con, 1
instance = comp, \FSM|state_fsm.error_reset , FSM|state_fsm.error_reset, spw_ulight_con, 1
instance = comp, \FSM|enable_tx~0 , FSM|enable_tx~0, spw_ulight_con, 1
instance = comp, \TX|last_tx_sout , TX|last_tx_sout, spw_ulight_con, 1
instance = comp, \TX|last_tx_dout , TX|last_tx_dout, spw_ulight_con, 1
instance = comp, \TX|tx_sout~1 , TX|tx_sout~1, spw_ulight_con, 1
instance = comp, \TX|always1~1 , TX|always1~1, spw_ulight_con, 1
instance = comp, \TX|tx_sout~0 , TX|tx_sout~0, spw_ulight_con, 1
instance = comp, \RX_B|first_time~feeder , RX_B|first_time~feeder, spw_ulight_con, 1
instance = comp, \RX_B|first_time , RX_B|first_time, spw_ulight_con, 1
instance = comp, \RX_B|negedge_clk , RX_B|negedge_clk, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_fct_fsm~feeder , RX_B|rx_got_fct_fsm~feeder, spw_ulight_con, 1
instance = comp, \RX_B|always10~0 , RX_B|always10~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_got_fct_fsm , RX_B|rx_got_fct_fsm, spw_ulight_con, 1
instance = comp, \FSM_B|always0~0 , FSM_B|always0~0, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~9 , FSM_B|state_fsm~9, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm~10 , FSM_B|state_fsm~10, spw_ulight_con, 1
instance = comp, \FSM_B|state_fsm.error_wait , FSM_B|state_fsm.error_wait, spw_ulight_con, 1
instance = comp, \FSM_B|enable_tx~0 , FSM_B|enable_tx~0, spw_ulight_con, 1
instance = comp, \B|posedge_clk , B|posedge_clk, spw_ulight_con, 1
instance = comp, \B|first_time~feeder , B|first_time~feeder, spw_ulight_con, 1
instance = comp, \B|first_time , B|first_time, spw_ulight_con, 1
instance = comp, \B|negedge_clk , B|negedge_clk, spw_ulight_con, 1
instance = comp, \B|bit_c_0 , B|bit_c_0, spw_ulight_con, 1
instance = comp, \B|is_data~0 , B|is_data~0, spw_ulight_con, 1
instance = comp, \B|is_data~feeder , B|is_data~feeder, spw_ulight_con, 1
instance = comp, \B|is_data , B|is_data, spw_ulight_con, 1
instance = comp, \B|counter_neg~2 , B|counter_neg~2, spw_ulight_con, 1
instance = comp, \B|counter_neg[1] , B|counter_neg[1], spw_ulight_con, 1
instance = comp, \B|Equal1~0 , B|Equal1~0, spw_ulight_con, 1
instance = comp, \B|Equal0~0 , B|Equal0~0, spw_ulight_con, 1
instance = comp, \B|is_control~0 , B|is_control~0, spw_ulight_con, 1
instance = comp, \B|is_control , B|is_control, spw_ulight_con, 1
instance = comp, \B|counter_neg~0 , B|counter_neg~0, spw_ulight_con, 1
instance = comp, \B|counter_neg[0] , B|counter_neg[0], spw_ulight_con, 1
instance = comp, \B|counter_neg~3 , B|counter_neg~3, spw_ulight_con, 1
instance = comp, \B|counter_neg[3] , B|counter_neg[3], spw_ulight_con, 1
instance = comp, \B|Equal0~1 , B|Equal0~1, spw_ulight_con, 1
instance = comp, \B|counter_neg~1 , B|counter_neg~1, spw_ulight_con, 1
instance = comp, \B|counter_neg[2] , B|counter_neg[2], spw_ulight_con, 1
instance = comp, \B|counter_neg~4 , B|counter_neg~4, spw_ulight_con, 1
instance = comp, \B|counter_neg[4]~feeder , B|counter_neg[4]~feeder, spw_ulight_con, 1
instance = comp, \B|counter_neg[4] , B|counter_neg[4], spw_ulight_con, 1
instance = comp, \B|ready_data~0 , B|ready_data~0, spw_ulight_con, 1
instance = comp, \B|bit_c_2 , B|bit_c_2, spw_ulight_con, 1
instance = comp, \B|ready_control~0 , B|ready_control~0, spw_ulight_con, 1
instance = comp, \B|rx_data_take~0 , B|rx_data_take~0, spw_ulight_con, 1
instance = comp, \B|last_is_control , B|last_is_control, spw_ulight_con, 1
instance = comp, \B|control_r[2] , B|control_r[2], spw_ulight_con, 1
instance = comp, \B|control[2] , B|control[2], spw_ulight_con, 1
instance = comp, \B|bit_c_1 , B|bit_c_1, spw_ulight_con, 1
instance = comp, \B|control_r[1]~feeder , B|control_r[1]~feeder, spw_ulight_con, 1
instance = comp, \B|control_r[1] , B|control_r[1], spw_ulight_con, 1
instance = comp, \B|control[1]~feeder , B|control[1]~feeder, spw_ulight_con, 1
instance = comp, \B|control[1] , B|control[1], spw_ulight_con, 1
instance = comp, \B|control_r[0] , B|control_r[0], spw_ulight_con, 1
instance = comp, \B|control[0]~feeder , B|control[0]~feeder, spw_ulight_con, 1
instance = comp, \B|control[0] , B|control[0], spw_ulight_con, 1
instance = comp, \B|Equal3~0 , B|Equal3~0, spw_ulight_con, 1
instance = comp, \B|timecode[7]~0 , B|timecode[7]~0, spw_ulight_con, 1
instance = comp, \B|last_is_timec , B|last_is_timec, spw_ulight_con, 1
instance = comp, \B|last_is_data~0 , B|last_is_data~0, spw_ulight_con, 1
instance = comp, \B|last_is_data , B|last_is_data, spw_ulight_con, 1
instance = comp, \B|data[9]~0 , B|data[9]~0, spw_ulight_con, 1
instance = comp, \B|rx_data_take~1 , B|rx_data_take~1, spw_ulight_con, 1
instance = comp, \B|rx_data_take , B|rx_data_take, spw_ulight_con, 1
instance = comp, \B|rx_data_take_0 , B|rx_data_take_0, spw_ulight_con, 1
instance = comp, \B|rx_buffer_write~feeder , B|rx_buffer_write~feeder, spw_ulight_con, 1
instance = comp, \B|rx_buffer_write , B|rx_buffer_write, spw_ulight_con, 1
instance = comp, \B|bit_c_3 , B|bit_c_3, spw_ulight_con, 1
instance = comp, \B|control_r[3] , B|control_r[3], spw_ulight_con, 1
instance = comp, \B|control[3] , B|control[3], spw_ulight_con, 1
instance = comp, \B|control_l_r[3] , B|control_l_r[3], spw_ulight_con, 1
instance = comp, \B|info[13]~0 , B|info[13]~0, spw_ulight_con, 1
instance = comp, \B|info[13] , B|info[13], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[13] , dt_b|data_stand[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[13] , AXI_INTERFACE|monitor_b|read_mux_out[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[13] , AXI_INTERFACE|monitor_b|readdata[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[13] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][13] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][13] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][13], spw_ulight_con, 1
instance = comp, \A|posedge_clk , A|posedge_clk, spw_ulight_con, 1
instance = comp, \A|first_time~feeder , A|first_time~feeder, spw_ulight_con, 1
instance = comp, \A|first_time , A|first_time, spw_ulight_con, 1
instance = comp, \A|negedge_clk , A|negedge_clk, spw_ulight_con, 1
instance = comp, \A|bit_c_0 , A|bit_c_0, spw_ulight_con, 1
instance = comp, \A|bit_c_2 , A|bit_c_2, spw_ulight_con, 1
instance = comp, \A|is_control~0 , A|is_control~0, spw_ulight_con, 1
instance = comp, \A|is_control , A|is_control, spw_ulight_con, 1
instance = comp, \A|counter_neg~0 , A|counter_neg~0, spw_ulight_con, 1
instance = comp, \A|counter_neg[0] , A|counter_neg[0], spw_ulight_con, 1
instance = comp, \A|Equal1~0 , A|Equal1~0, spw_ulight_con, 1
instance = comp, \A|is_data~0 , A|is_data~0, spw_ulight_con, 1
instance = comp, \A|is_data , A|is_data, spw_ulight_con, 1
instance = comp, \A|counter_neg~2 , A|counter_neg~2, spw_ulight_con, 1
instance = comp, \A|counter_neg[1] , A|counter_neg[1], spw_ulight_con, 1
instance = comp, \A|counter_neg~4 , A|counter_neg~4, spw_ulight_con, 1
instance = comp, \A|counter_neg[4] , A|counter_neg[4], spw_ulight_con, 1
instance = comp, \A|Equal0~1 , A|Equal0~1, spw_ulight_con, 1
instance = comp, \A|counter_neg~1 , A|counter_neg~1, spw_ulight_con, 1
instance = comp, \A|counter_neg[2]~feeder , A|counter_neg[2]~feeder, spw_ulight_con, 1
instance = comp, \A|counter_neg[2] , A|counter_neg[2], spw_ulight_con, 1
instance = comp, \A|counter_neg~3 , A|counter_neg~3, spw_ulight_con, 1
instance = comp, \A|counter_neg[3] , A|counter_neg[3], spw_ulight_con, 1
instance = comp, \A|Equal0~0 , A|Equal0~0, spw_ulight_con, 1
instance = comp, \A|ready_control~0 , A|ready_control~0, spw_ulight_con, 1
instance = comp, \A|control_r[0] , A|control_r[0], spw_ulight_con, 1
instance = comp, \A|control[0] , A|control[0], spw_ulight_con, 1
instance = comp, \A|control_r[2] , A|control_r[2], spw_ulight_con, 1
instance = comp, \A|control[2] , A|control[2], spw_ulight_con, 1
instance = comp, \A|bit_c_1 , A|bit_c_1, spw_ulight_con, 1
instance = comp, \A|control_r[1] , A|control_r[1], spw_ulight_con, 1
instance = comp, \A|control[1]~feeder , A|control[1]~feeder, spw_ulight_con, 1
instance = comp, \A|control[1] , A|control[1], spw_ulight_con, 1
instance = comp, \A|Equal3~0 , A|Equal3~0, spw_ulight_con, 1
instance = comp, \A|last_is_data~0 , A|last_is_data~0, spw_ulight_con, 1
instance = comp, \A|ready_data~0 , A|ready_data~0, spw_ulight_con, 1
instance = comp, \A|rx_data_take~0 , A|rx_data_take~0, spw_ulight_con, 1
instance = comp, \A|last_is_data , A|last_is_data, spw_ulight_con, 1
instance = comp, \A|timecode[7]~0 , A|timecode[7]~0, spw_ulight_con, 1
instance = comp, \A|last_is_timec , A|last_is_timec, spw_ulight_con, 1
instance = comp, \A|data[9]~0 , A|data[9]~0, spw_ulight_con, 1
instance = comp, \A|last_is_control~feeder , A|last_is_control~feeder, spw_ulight_con, 1
instance = comp, \A|last_is_control , A|last_is_control, spw_ulight_con, 1
instance = comp, \A|rx_data_take~1 , A|rx_data_take~1, spw_ulight_con, 1
instance = comp, \A|rx_data_take , A|rx_data_take, spw_ulight_con, 1
instance = comp, \A|rx_data_take_0 , A|rx_data_take_0, spw_ulight_con, 1
instance = comp, \A|rx_buffer_write , A|rx_buffer_write, spw_ulight_con, 1
instance = comp, \A|bit_c_3 , A|bit_c_3, spw_ulight_con, 1
instance = comp, \A|control_r[3] , A|control_r[3], spw_ulight_con, 1
instance = comp, \A|control[3]~feeder , A|control[3]~feeder, spw_ulight_con, 1
instance = comp, \A|control[3] , A|control[3], spw_ulight_con, 1
instance = comp, \A|control_l_r[3]~feeder , A|control_l_r[3]~feeder, spw_ulight_con, 1
instance = comp, \A|control_l_r[3] , A|control_l_r[3], spw_ulight_con, 1
instance = comp, \A|info[13]~0 , A|info[13]~0, spw_ulight_con, 1
instance = comp, \A|info[13] , A|info[13], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[13] , dt_a|data_stand[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[13] , AXI_INTERFACE|monitor_a|read_mux_out[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[13] , AXI_INTERFACE|monitor_a|readdata[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[13] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][13] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][13] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][13], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~142 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~142, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~143 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[13]~143, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \B|control_l_r[2] , B|control_l_r[2], spw_ulight_con, 1
instance = comp, \B|info[12] , B|info[12], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[12] , dt_b|data_stand[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[12] , AXI_INTERFACE|monitor_b|read_mux_out[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[12] , AXI_INTERFACE|monitor_b|readdata[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[12] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][12] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][12] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][12], spw_ulight_con, 1
instance = comp, \A|control_l_r[2] , A|control_l_r[2], spw_ulight_con, 1
instance = comp, \A|info[12]~feeder , A|info[12]~feeder, spw_ulight_con, 1
instance = comp, \A|info[12] , A|info[12], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[12]~feeder , dt_a|data_stand[12]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[12] , dt_a|data_stand[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[12] , AXI_INTERFACE|monitor_a|read_mux_out[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[12] , AXI_INTERFACE|monitor_a|readdata[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[12] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][12] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][12] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~140 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~140, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~141 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[12]~141, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][66]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][66]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent|uncompressor|last_packet_beat~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \A|control_l_r[1]~feeder , A|control_l_r[1]~feeder, spw_ulight_con, 1
instance = comp, \A|control_l_r[1] , A|control_l_r[1], spw_ulight_con, 1
instance = comp, \A|info[11]~feeder , A|info[11]~feeder, spw_ulight_con, 1
instance = comp, \A|info[11] , A|info[11], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[11]~feeder , dt_a|data_stand[11]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[11] , dt_a|data_stand[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[11] , AXI_INTERFACE|monitor_a|read_mux_out[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[11] , AXI_INTERFACE|monitor_a|readdata[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[11] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][11] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][11] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~138 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~138, spw_ulight_con, 1
instance = comp, \B|control_l_r[1] , B|control_l_r[1], spw_ulight_con, 1
instance = comp, \B|info[11]~feeder , B|info[11]~feeder, spw_ulight_con, 1
instance = comp, \B|info[11] , B|info[11], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[11]~feeder , dt_b|data_stand[11]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[11] , dt_b|data_stand[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[11] , AXI_INTERFACE|monitor_b|read_mux_out[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[11] , AXI_INTERFACE|monitor_b|readdata[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[11]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[11]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[11] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][11] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][11] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~139 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[11]~139, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \A|control_l_r[0] , A|control_l_r[0], spw_ulight_con, 1
instance = comp, \A|info[10]~feeder , A|info[10]~feeder, spw_ulight_con, 1
instance = comp, \A|info[10] , A|info[10], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[10]~feeder , dt_a|data_stand[10]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[10] , dt_a|data_stand[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[10] , AXI_INTERFACE|monitor_a|read_mux_out[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[10] , AXI_INTERFACE|monitor_a|readdata[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[10] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][10] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][10] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~136 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~136, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][10] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][10], spw_ulight_con, 1
instance = comp, \B|control_l_r[0] , B|control_l_r[0], spw_ulight_con, 1
instance = comp, \B|info[10] , B|info[10], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[10]~feeder , dt_b|data_stand[10]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[10] , dt_b|data_stand[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[10] , AXI_INTERFACE|monitor_b|read_mux_out[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[10] , AXI_INTERFACE|monitor_b|readdata[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[10] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][10] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~137 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[10]~137, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[1]~6 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[1]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src1_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_001|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \A|info[9]~feeder , A|info[9]~feeder, spw_ulight_con, 1
instance = comp, \A|info[9] , A|info[9], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[9]~feeder , dt_a|data_stand[9]~feeder, spw_ulight_con, 1
instance = comp, \dt_a|data_stand[9] , dt_a|data_stand[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[9] , AXI_INTERFACE|monitor_a|read_mux_out[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[9] , AXI_INTERFACE|monitor_a|readdata[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[9] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][9] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][9] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~39 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][9] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][9], spw_ulight_con, 1
instance = comp, \B|info[9] , B|info[9], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[9] , dt_b|data_stand[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[9] , AXI_INTERFACE|monitor_b|read_mux_out[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[9] , AXI_INTERFACE|monitor_b|readdata[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[9]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[9]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[9] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~9 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][9] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][9], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~40 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~40, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src1_valid~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src1_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[8] , AXI_INTERFACE|data_tx_to_w|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[8]~0 , RX|rx_data_flag[8]~0, spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[8] , RX|rx_data_flag[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[8] , AXI_INTERFACE|data_rx_r|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[8] , AXI_INTERFACE|data_rx_r|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~33, spw_ulight_con, 1
instance = comp, \A|info[8] , A|info[8], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[8] , dt_a|data_stand[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[8] , AXI_INTERFACE|monitor_a|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[8] , AXI_INTERFACE|monitor_a|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[7]~0 , RX_B|rx_data_flag[7]~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[8] , RX_B|rx_data_flag[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_011|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[8] , AXI_INTERFACE|data_rx_r_0|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[8] , AXI_INTERFACE|data_rx_r_0|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~32, spw_ulight_con, 1
instance = comp, \B|info[8] , B|info[8], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[8] , dt_b|data_stand[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[8] , AXI_INTERFACE|monitor_b|read_mux_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[8] , AXI_INTERFACE|monitor_b|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|always0~0 , AXI_INTERFACE|data_tx_to_w_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[8] , AXI_INTERFACE|data_tx_to_w_0|data_out[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[8] , AXI_INTERFACE|data_tx_to_w_0|readdata[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][8] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~37 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~38 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[7] , AXI_INTERFACE|data_tx_to_w_0|data_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[7] , AXI_INTERFACE|data_tx_to_w_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[7] , AXI_INTERFACE|data_tx_to_w|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~128 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~128, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~129 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~129, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_write , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|m0_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|always0~0 , AXI_INTERFACE|timec_tx_to_w_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[7] , AXI_INTERFACE|timec_tx_to_w_0|data_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[7] , AXI_INTERFACE|timec_tx_to_w_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|read~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|read~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|always0~0 , AXI_INTERFACE|timec_tx_to_w|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[7] , AXI_INTERFACE|timec_tx_to_w|data_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[7] , AXI_INTERFACE|timec_tx_to_w|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~133 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~133, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~134 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~134, spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[7] , RX|rx_data_flag[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[7] , AXI_INTERFACE|data_rx_r|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[7] , AXI_INTERFACE|data_rx_r|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \B|info[7] , B|info[7], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[7] , dt_b|data_stand[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[7] , AXI_INTERFACE|monitor_b|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[7] , AXI_INTERFACE|monitor_b|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \A|info[7] , A|info[7], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[7] , dt_a|data_stand[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[7] , AXI_INTERFACE|monitor_a|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[7] , AXI_INTERFACE|monitor_a|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~125 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~125, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~126 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~126, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~127 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~127, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[7] , AXI_INTERFACE|timec_rx_r|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[7] , AXI_INTERFACE|timec_rx_r|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~130 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~130, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[7] , RX_B|rx_data_flag[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[7] , AXI_INTERFACE|data_rx_r_0|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[7] , AXI_INTERFACE|data_rx_r_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[7]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[7]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~131 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~131, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[7] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[7] , AXI_INTERFACE|timec_rx_r_0|readdata[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~132 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~132, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~135 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[7]~135, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent|cp_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_029|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[6] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[6] , AXI_INTERFACE|timec_rx_r_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[6] , RX_B|rx_data_flag[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[6] , AXI_INTERFACE|data_rx_r_0|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[6] , AXI_INTERFACE|data_rx_r_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~120 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~120, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~121 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~121, spw_ulight_con, 1
instance = comp, \B|info[6] , B|info[6], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[6] , dt_b|data_stand[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[6] , AXI_INTERFACE|monitor_b|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[6] , AXI_INTERFACE|monitor_b|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \A|info[6] , A|info[6], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[6] , dt_a|data_stand[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[6] , AXI_INTERFACE|monitor_a|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[6] , AXI_INTERFACE|monitor_a|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~114 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~114, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~115 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~115, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[6] , RX|rx_data_flag[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[6] , AXI_INTERFACE|data_rx_r|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[6] , AXI_INTERFACE|data_rx_r|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[6]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[6]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~116 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~116, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[6] , AXI_INTERFACE|data_tx_to_w_0|data_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[6] , AXI_INTERFACE|data_tx_to_w_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[6] , AXI_INTERFACE|data_tx_to_w|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~117 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~117, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~118 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~118, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[6] , AXI_INTERFACE|timec_rx_r|read_mux_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[6] , AXI_INTERFACE|timec_rx_r|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~119 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~119, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[6] , AXI_INTERFACE|timec_tx_to_w_0|data_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[6] , AXI_INTERFACE|timec_tx_to_w_0|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[6] , AXI_INTERFACE|timec_tx_to_w|data_out[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[6] , AXI_INTERFACE|timec_tx_to_w|readdata[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][6] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~122 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~122, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~123 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~123, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~124 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[6]~124, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~7 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[2]~8 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src2_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src2_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_002|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \B|always7~5 , B|always7~5, spw_ulight_con, 1
instance = comp, \B|bit_d_1 , B|bit_d_1, spw_ulight_con, 1
instance = comp, \B|bit_d_3 , B|bit_d_3, spw_ulight_con, 1
instance = comp, \B|bit_d_5 , B|bit_d_5, spw_ulight_con, 1
instance = comp, \B|bit_d_7~feeder , B|bit_d_7~feeder, spw_ulight_con, 1
instance = comp, \B|bit_d_7 , B|bit_d_7, spw_ulight_con, 1
instance = comp, \B|bit_d_9~feeder , B|bit_d_9~feeder, spw_ulight_con, 1
instance = comp, \B|bit_d_9 , B|bit_d_9, spw_ulight_con, 1
instance = comp, \B|dta_timec[9] , B|dta_timec[9], spw_ulight_con, 1
instance = comp, \B|data[9]~1 , B|data[9]~1, spw_ulight_con, 1
instance = comp, \B|data[9]~2 , B|data[9]~2, spw_ulight_con, 1
instance = comp, \B|data[9]~3 , B|data[9]~3, spw_ulight_con, 1
instance = comp, \B|data[9] , B|data[9], spw_ulight_con, 1
instance = comp, \B|bit_d_0 , B|bit_d_0, spw_ulight_con, 1
instance = comp, \B|bit_d_2 , B|bit_d_2, spw_ulight_con, 1
instance = comp, \B|bit_d_4 , B|bit_d_4, spw_ulight_con, 1
instance = comp, \B|bit_d_6~feeder , B|bit_d_6~feeder, spw_ulight_con, 1
instance = comp, \B|bit_d_6 , B|bit_d_6, spw_ulight_con, 1
instance = comp, \B|bit_d_8 , B|bit_d_8, spw_ulight_con, 1
instance = comp, \B|dta_timec[8] , B|dta_timec[8], spw_ulight_con, 1
instance = comp, \B|data[8]~4 , B|data[8]~4, spw_ulight_con, 1
instance = comp, \B|data[8] , B|data[8], spw_ulight_con, 1
instance = comp, \B|always7~4 , B|always7~4, spw_ulight_con, 1
instance = comp, \B|last_was_control , B|last_was_control, spw_ulight_con, 1
instance = comp, \B|rx_error~2 , B|rx_error~2, spw_ulight_con, 1
instance = comp, \B|rx_error~5 , B|rx_error~5, spw_ulight_con, 1
instance = comp, \B|last_was_timec , B|last_was_timec, spw_ulight_con, 1
instance = comp, \B|dta_timec[5] , B|dta_timec[5], spw_ulight_con, 1
instance = comp, \B|timecode[5]~feeder , B|timecode[5]~feeder, spw_ulight_con, 1
instance = comp, \B|timecode[7]~1 , B|timecode[7]~1, spw_ulight_con, 1
instance = comp, \B|timecode[5] , B|timecode[5], spw_ulight_con, 1
instance = comp, \B|dta_timec[7] , B|dta_timec[7], spw_ulight_con, 1
instance = comp, \B|timecode[7]~feeder , B|timecode[7]~feeder, spw_ulight_con, 1
instance = comp, \B|timecode[7] , B|timecode[7], spw_ulight_con, 1
instance = comp, \B|dta_timec[4]~feeder , B|dta_timec[4]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[4] , B|dta_timec[4], spw_ulight_con, 1
instance = comp, \B|timecode[4] , B|timecode[4], spw_ulight_con, 1
instance = comp, \B|dta_timec[6] , B|dta_timec[6], spw_ulight_con, 1
instance = comp, \B|timecode[6]~feeder , B|timecode[6]~feeder, spw_ulight_con, 1
instance = comp, \B|timecode[6] , B|timecode[6], spw_ulight_con, 1
instance = comp, \B|always7~0 , B|always7~0, spw_ulight_con, 1
instance = comp, \B|always7~2 , B|always7~2, spw_ulight_con, 1
instance = comp, \B|dta_timec[2]~feeder , B|dta_timec[2]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[2] , B|dta_timec[2], spw_ulight_con, 1
instance = comp, \B|timecode[2] , B|timecode[2], spw_ulight_con, 1
instance = comp, \B|dta_timec[1] , B|dta_timec[1], spw_ulight_con, 1
instance = comp, \B|timecode[1]~feeder , B|timecode[1]~feeder, spw_ulight_con, 1
instance = comp, \B|timecode[1] , B|timecode[1], spw_ulight_con, 1
instance = comp, \B|dta_timec[3]~feeder , B|dta_timec[3]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[3] , B|dta_timec[3], spw_ulight_con, 1
instance = comp, \B|timecode[3]~feeder , B|timecode[3]~feeder, spw_ulight_con, 1
instance = comp, \B|timecode[3] , B|timecode[3], spw_ulight_con, 1
instance = comp, \B|dta_timec[0]~feeder , B|dta_timec[0]~feeder, spw_ulight_con, 1
instance = comp, \B|dta_timec[0] , B|dta_timec[0], spw_ulight_con, 1
instance = comp, \B|timecode[0] , B|timecode[0], spw_ulight_con, 1
instance = comp, \B|always7~1 , B|always7~1, spw_ulight_con, 1
instance = comp, \B|rx_error~0 , B|rx_error~0, spw_ulight_con, 1
instance = comp, \B|data[5]~8 , B|data[5]~8, spw_ulight_con, 1
instance = comp, \B|data[5] , B|data[5], spw_ulight_con, 1
instance = comp, \B|data[6]~7 , B|data[6]~7, spw_ulight_con, 1
instance = comp, \B|data[6] , B|data[6], spw_ulight_con, 1
instance = comp, \B|data[2]~11 , B|data[2]~11, spw_ulight_con, 1
instance = comp, \B|data[2] , B|data[2], spw_ulight_con, 1
instance = comp, \B|data[7]~6 , B|data[7]~6, spw_ulight_con, 1
instance = comp, \B|data[7] , B|data[7], spw_ulight_con, 1
instance = comp, \B|data[3]~10 , B|data[3]~10, spw_ulight_con, 1
instance = comp, \B|data[3] , B|data[3], spw_ulight_con, 1
instance = comp, \B|data[4]~9 , B|data[4]~9, spw_ulight_con, 1
instance = comp, \B|data[4] , B|data[4], spw_ulight_con, 1
instance = comp, \B|always7~6 , B|always7~6, spw_ulight_con, 1
instance = comp, \B|Equal6~0 , B|Equal6~0, spw_ulight_con, 1
instance = comp, \B|data[0] , B|data[0], spw_ulight_con, 1
instance = comp, \B|data[1]~5 , B|data[1]~5, spw_ulight_con, 1
instance = comp, \B|data[1] , B|data[1], spw_ulight_con, 1
instance = comp, \B|last_was_data , B|last_was_data, spw_ulight_con, 1
instance = comp, \B|rx_error~3 , B|rx_error~3, spw_ulight_con, 1
instance = comp, \B|rx_error~4 , B|rx_error~4, spw_ulight_con, 1
instance = comp, \B|data_l_r[1]~feeder , B|data_l_r[1]~feeder, spw_ulight_con, 1
instance = comp, \B|data_l_r[6]~0 , B|data_l_r[6]~0, spw_ulight_con, 1
instance = comp, \B|data_l_r[1] , B|data_l_r[1], spw_ulight_con, 1
instance = comp, \B|data_l_r[5] , B|data_l_r[5], spw_ulight_con, 1
instance = comp, \B|data_l_r[4]~feeder , B|data_l_r[4]~feeder, spw_ulight_con, 1
instance = comp, \B|data_l_r[4] , B|data_l_r[4], spw_ulight_con, 1
instance = comp, \B|data_l_r[6] , B|data_l_r[6], spw_ulight_con, 1
instance = comp, \B|data_l_r[3]~feeder , B|data_l_r[3]~feeder, spw_ulight_con, 1
instance = comp, \B|data_l_r[3] , B|data_l_r[3], spw_ulight_con, 1
instance = comp, \B|data_l_r[2] , B|data_l_r[2], spw_ulight_con, 1
instance = comp, \B|data_l_r[7]~feeder , B|data_l_r[7]~feeder, spw_ulight_con, 1
instance = comp, \B|data_l_r[7] , B|data_l_r[7], spw_ulight_con, 1
instance = comp, \B|always7~3 , B|always7~3, spw_ulight_con, 1
instance = comp, \B|rx_error~1 , B|rx_error~1, spw_ulight_con, 1
instance = comp, \B|rx_error~6 , B|rx_error~6, spw_ulight_con, 1
instance = comp, \B|rx_error~7 , B|rx_error~7, spw_ulight_con, 1
instance = comp, \B|rx_error~8 , B|rx_error~8, spw_ulight_con, 1
instance = comp, \B|rx_error , B|rx_error, spw_ulight_con, 1
instance = comp, \B|info[5] , B|info[5], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[5] , dt_b|data_stand[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[5] , AXI_INTERFACE|monitor_b|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[5] , AXI_INTERFACE|monitor_b|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \A|Equal6~0 , A|Equal6~0, spw_ulight_con, 1
instance = comp, \A|bit_d_1 , A|bit_d_1, spw_ulight_con, 1
instance = comp, \A|bit_d_3 , A|bit_d_3, spw_ulight_con, 1
instance = comp, \A|bit_d_5~feeder , A|bit_d_5~feeder, spw_ulight_con, 1
instance = comp, \A|bit_d_5 , A|bit_d_5, spw_ulight_con, 1
instance = comp, \A|bit_d_7 , A|bit_d_7, spw_ulight_con, 1
instance = comp, \A|dta_timec[0] , A|dta_timec[0], spw_ulight_con, 1
instance = comp, \A|data[9]~2 , A|data[9]~2, spw_ulight_con, 1
instance = comp, \A|data[9]~3 , A|data[9]~3, spw_ulight_con, 1
instance = comp, \A|data[0] , A|data[0], spw_ulight_con, 1
instance = comp, \A|bit_d_0 , A|bit_d_0, spw_ulight_con, 1
instance = comp, \A|bit_d_2 , A|bit_d_2, spw_ulight_con, 1
instance = comp, \A|bit_d_4 , A|bit_d_4, spw_ulight_con, 1
instance = comp, \A|bit_d_6 , A|bit_d_6, spw_ulight_con, 1
instance = comp, \A|dta_timec[1] , A|dta_timec[1], spw_ulight_con, 1
instance = comp, \A|data[1]~5 , A|data[1]~5, spw_ulight_con, 1
instance = comp, \A|data[1] , A|data[1], spw_ulight_con, 1
instance = comp, \A|dta_timec[2] , A|dta_timec[2], spw_ulight_con, 1
instance = comp, \A|data[2]~11 , A|data[2]~11, spw_ulight_con, 1
instance = comp, \A|data[2] , A|data[2], spw_ulight_con, 1
instance = comp, \A|dta_timec[6]~feeder , A|dta_timec[6]~feeder, spw_ulight_con, 1
instance = comp, \A|dta_timec[6] , A|dta_timec[6], spw_ulight_con, 1
instance = comp, \A|data[6]~7 , A|data[6]~7, spw_ulight_con, 1
instance = comp, \A|data[6] , A|data[6], spw_ulight_con, 1
instance = comp, \A|dta_timec[3] , A|dta_timec[3], spw_ulight_con, 1
instance = comp, \A|data[3]~10 , A|data[3]~10, spw_ulight_con, 1
instance = comp, \A|data[3] , A|data[3], spw_ulight_con, 1
instance = comp, \A|dta_timec[7]~feeder , A|dta_timec[7]~feeder, spw_ulight_con, 1
instance = comp, \A|dta_timec[7] , A|dta_timec[7], spw_ulight_con, 1
instance = comp, \A|data[7]~6 , A|data[7]~6, spw_ulight_con, 1
instance = comp, \A|data[7] , A|data[7], spw_ulight_con, 1
instance = comp, \A|dta_timec[5] , A|dta_timec[5], spw_ulight_con, 1
instance = comp, \A|data[5]~8 , A|data[5]~8, spw_ulight_con, 1
instance = comp, \A|data[5] , A|data[5], spw_ulight_con, 1
instance = comp, \A|dta_timec[4] , A|dta_timec[4], spw_ulight_con, 1
instance = comp, \A|data[4]~9 , A|data[4]~9, spw_ulight_con, 1
instance = comp, \A|data[4] , A|data[4], spw_ulight_con, 1
instance = comp, \A|always7~6 , A|always7~6, spw_ulight_con, 1
instance = comp, \A|last_was_control , A|last_was_control, spw_ulight_con, 1
instance = comp, \A|last_was_timec , A|last_was_timec, spw_ulight_con, 1
instance = comp, \A|last_was_data , A|last_was_data, spw_ulight_con, 1
instance = comp, \A|rx_error~3 , A|rx_error~3, spw_ulight_con, 1
instance = comp, \A|rx_error~4 , A|rx_error~4, spw_ulight_con, 1
instance = comp, \A|bit_d_9 , A|bit_d_9, spw_ulight_con, 1
instance = comp, \A|dta_timec[9]~feeder , A|dta_timec[9]~feeder, spw_ulight_con, 1
instance = comp, \A|dta_timec[9] , A|dta_timec[9], spw_ulight_con, 1
instance = comp, \A|data[9]~1 , A|data[9]~1, spw_ulight_con, 1
instance = comp, \A|data[9] , A|data[9], spw_ulight_con, 1
instance = comp, \A|bit_d_8 , A|bit_d_8, spw_ulight_con, 1
instance = comp, \A|dta_timec[8]~feeder , A|dta_timec[8]~feeder, spw_ulight_con, 1
instance = comp, \A|dta_timec[8] , A|dta_timec[8], spw_ulight_con, 1
instance = comp, \A|data[8]~4 , A|data[8]~4, spw_ulight_con, 1
instance = comp, \A|data[8] , A|data[8], spw_ulight_con, 1
instance = comp, \A|always7~2 , A|always7~2, spw_ulight_con, 1
instance = comp, \A|timecode[7]~1 , A|timecode[7]~1, spw_ulight_con, 1
instance = comp, \A|timecode[7] , A|timecode[7], spw_ulight_con, 1
instance = comp, \A|timecode[5] , A|timecode[5], spw_ulight_con, 1
instance = comp, \A|timecode[4] , A|timecode[4], spw_ulight_con, 1
instance = comp, \A|timecode[6] , A|timecode[6], spw_ulight_con, 1
instance = comp, \A|always7~0 , A|always7~0, spw_ulight_con, 1
instance = comp, \A|timecode[1] , A|timecode[1], spw_ulight_con, 1
instance = comp, \A|timecode[3] , A|timecode[3], spw_ulight_con, 1
instance = comp, \A|timecode[2] , A|timecode[2], spw_ulight_con, 1
instance = comp, \A|timecode[0] , A|timecode[0], spw_ulight_con, 1
instance = comp, \A|always7~1 , A|always7~1, spw_ulight_con, 1
instance = comp, \A|rx_error~0 , A|rx_error~0, spw_ulight_con, 1
instance = comp, \A|data_l_r[1]~0 , A|data_l_r[1]~0, spw_ulight_con, 1
instance = comp, \A|data_l_r[1] , A|data_l_r[1], spw_ulight_con, 1
instance = comp, \A|data_l_r[7] , A|data_l_r[7], spw_ulight_con, 1
instance = comp, \A|data_l_r[3] , A|data_l_r[3], spw_ulight_con, 1
instance = comp, \A|data_l_r[6] , A|data_l_r[6], spw_ulight_con, 1
instance = comp, \A|data_l_r[5] , A|data_l_r[5], spw_ulight_con, 1
instance = comp, \A|data_l_r[2] , A|data_l_r[2], spw_ulight_con, 1
instance = comp, \A|data_l_r[4]~feeder , A|data_l_r[4]~feeder, spw_ulight_con, 1
instance = comp, \A|data_l_r[4] , A|data_l_r[4], spw_ulight_con, 1
instance = comp, \A|always7~3 , A|always7~3, spw_ulight_con, 1
instance = comp, \A|rx_error~1 , A|rx_error~1, spw_ulight_con, 1
instance = comp, \A|rx_error~6 , A|rx_error~6, spw_ulight_con, 1
instance = comp, \A|rx_error~7 , A|rx_error~7, spw_ulight_con, 1
instance = comp, \A|rx_error~5 , A|rx_error~5, spw_ulight_con, 1
instance = comp, \A|always7~5 , A|always7~5, spw_ulight_con, 1
instance = comp, \A|always7~4 , A|always7~4, spw_ulight_con, 1
instance = comp, \A|rx_error~2 , A|rx_error~2, spw_ulight_con, 1
instance = comp, \A|rx_error~8 , A|rx_error~8, spw_ulight_con, 1
instance = comp, \A|rx_error , A|rx_error, spw_ulight_con, 1
instance = comp, \A|info[5] , A|info[5], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[5] , dt_a|data_stand[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[5] , AXI_INTERFACE|monitor_a|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[5] , AXI_INTERFACE|monitor_a|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~104 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~104, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~105 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~105, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[5] , AXI_INTERFACE|data_tx_to_w|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~106 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~106, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[5] , AXI_INTERFACE|data_tx_to_w_0|data_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[5] , AXI_INTERFACE|data_tx_to_w_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~107 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~107, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[5] , AXI_INTERFACE|timec_rx_r|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[5] , AXI_INTERFACE|timec_rx_r|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[5] , RX_B|rx_data_flag[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[5] , AXI_INTERFACE|data_rx_r_0|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[5] , AXI_INTERFACE|data_rx_r_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~108 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~108, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~109 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~109, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[5] , AXI_INTERFACE|timec_tx_to_w|data_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[5] , AXI_INTERFACE|timec_tx_to_w|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~103 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~103, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[5] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[5] , AXI_INTERFACE|timec_rx_r_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[5] , RX|rx_data_flag[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[5] , AXI_INTERFACE|data_rx_r|read_mux_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[5] , AXI_INTERFACE|data_rx_r|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~110 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~110, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~111 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~111, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[5]~feeder , AXI_INTERFACE|timec_tx_to_w_0|data_out[5]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[5] , AXI_INTERFACE|timec_tx_to_w_0|data_out[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[5] , AXI_INTERFACE|timec_tx_to_w_0|readdata[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~112 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~112, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~113 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[5]~113, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[9]~5 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[9]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal16~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal16~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[16] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[16], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src16_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|cp_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[4] , AXI_INTERFACE|data_tx_to_w|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[4] , AXI_INTERFACE|timec_rx_r|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[4] , AXI_INTERFACE|timec_rx_r|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_019|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[4]~4 , AXI_INTERFACE|fsm_info_0|read_mux_out[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[4] , AXI_INTERFACE|fsm_info_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~99 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~99, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~100 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~100, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~101 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~101, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[4] , RX|rx_data_flag[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[4] , AXI_INTERFACE|data_rx_r|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[4] , AXI_INTERFACE|data_rx_r|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~94 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~94, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[4] , RX_B|rx_data_flag[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[4] , AXI_INTERFACE|data_rx_r_0|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[4] , AXI_INTERFACE|data_rx_r_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \B|info[4] , B|info[4], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[4]~feeder , dt_b|data_stand[4]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[4] , dt_b|data_stand[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[4] , AXI_INTERFACE|monitor_b|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[4] , AXI_INTERFACE|monitor_b|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][4]~feeder , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][4]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~95 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~95, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~96 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~96, spw_ulight_con, 1
instance = comp, \A|info[4] , A|info[4], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[4] , dt_a|data_stand[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[4] , AXI_INTERFACE|monitor_a|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[4] , AXI_INTERFACE|monitor_a|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|always0~0 , AXI_INTERFACE|led_fpga|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[4] , AXI_INTERFACE|led_fpga|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[4] , AXI_INTERFACE|led_fpga|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~89 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~89, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~90 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~90, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_018|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[4]~4 , AXI_INTERFACE|fsm_info|read_mux_out[4]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[4] , AXI_INTERFACE|fsm_info|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~97 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~97, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[4] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[4] , AXI_INTERFACE|timec_rx_r_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~98 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~98, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[4] , AXI_INTERFACE|timec_tx_to_w_0|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[4] , AXI_INTERFACE|timec_tx_to_w_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[4] , AXI_INTERFACE|data_tx_to_w_0|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[4] , AXI_INTERFACE|data_tx_to_w_0|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~91 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~91, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[4]~feeder , AXI_INTERFACE|timec_tx_to_w|data_out[4]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[4] , AXI_INTERFACE|timec_tx_to_w|data_out[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[4] , AXI_INTERFACE|timec_tx_to_w|readdata[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][4] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~92 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~92, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~93 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~93, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~102 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[4]~102, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[3] , AXI_INTERFACE|timec_rx_r|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[3] , AXI_INTERFACE|timec_rx_r|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[3]~3 , AXI_INTERFACE|fsm_info_0|read_mux_out[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[3] , AXI_INTERFACE|fsm_info_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~83 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~83, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~84 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~84, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[3] , AXI_INTERFACE|data_tx_to_w|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[3] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[3] , AXI_INTERFACE|timec_rx_r_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[3]~3 , AXI_INTERFACE|fsm_info|read_mux_out[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[3] , AXI_INTERFACE|fsm_info|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[3]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[3]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~85 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~85, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~86 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~86, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~87 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~87, spw_ulight_con, 1
instance = comp, \A|always8~0 , A|always8~0, spw_ulight_con, 1
instance = comp, \A|rx_got_null~0 , A|rx_got_null~0, spw_ulight_con, 1
instance = comp, \A|rx_got_null , A|rx_got_null, spw_ulight_con, 1
instance = comp, \A|info[3] , A|info[3], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[3] , dt_a|data_stand[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[3] , AXI_INTERFACE|monitor_a|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[3] , AXI_INTERFACE|monitor_a|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \B|always8~0 , B|always8~0, spw_ulight_con, 1
instance = comp, \B|rx_got_null~0 , B|rx_got_null~0, spw_ulight_con, 1
instance = comp, \B|rx_got_null , B|rx_got_null, spw_ulight_con, 1
instance = comp, \B|info[3] , B|info[3], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[3] , dt_b|data_stand[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[3] , AXI_INTERFACE|monitor_b|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[3] , AXI_INTERFACE|monitor_b|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~79 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~79, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[3] , AXI_INTERFACE|led_fpga|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[3] , AXI_INTERFACE|led_fpga|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~78 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~78, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~80 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~80, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[3]~feeder , RX_B|rx_data_flag[3]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[3] , RX_B|rx_data_flag[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[3] , AXI_INTERFACE|data_rx_r_0|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[3] , AXI_INTERFACE|data_rx_r_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[3] , RX|rx_data_flag[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[3] , AXI_INTERFACE|data_rx_r|read_mux_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[3] , AXI_INTERFACE|data_rx_r|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~81 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~81, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~82 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~82, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[3] , AXI_INTERFACE|timec_tx_to_w_0|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[3] , AXI_INTERFACE|timec_tx_to_w_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[3] , AXI_INTERFACE|timec_tx_to_w|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[3] , AXI_INTERFACE|timec_tx_to_w|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[3] , AXI_INTERFACE|data_tx_to_w_0|data_out[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[3] , AXI_INTERFACE|data_tx_to_w_0|readdata[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~75 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~75, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~76 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~76, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~77 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~77, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~88 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[3]~88, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~12 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~8 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~1 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~2 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~10 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~27 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[102]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~17 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~21 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~20 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~22 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~24 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~23 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~28 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~3 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~0 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~2 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~0 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~1 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~4 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~5 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~6 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[101]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~14 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~15 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~18 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~19 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data~16 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[103]~25 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[103]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~3 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[105]~26 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[105]~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_dest_id[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|suppress_change_dest_id~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|suppress_change_dest_id~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|internal_valid~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|internal_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[28] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[28], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src28_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src28_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_028|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[2] , AXI_INTERFACE|timec_rx_r|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[2] , AXI_INTERFACE|timec_rx_r|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[2]~feeder , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~59 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~59, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|readdata[2]~2 , AXI_INTERFACE|clock_sel|readdata[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|always4~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|always4~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[2] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[2]~feeder , AXI_INTERFACE|timec_rx_r_0|readdata[2]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[2] , AXI_INTERFACE|timec_rx_r_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~60 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~60, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[2] , AXI_INTERFACE|led_fpga|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[2] , AXI_INTERFACE|led_fpga|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~58 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~58, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~61 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[2]~2 , AXI_INTERFACE|fsm_info|read_mux_out[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[2] , AXI_INTERFACE|fsm_info|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \B|rx_got_time_code~1 , B|rx_got_time_code~1, spw_ulight_con, 1
instance = comp, \B|rx_got_nchar~0 , B|rx_got_nchar~0, spw_ulight_con, 1
instance = comp, \B|rx_got_nchar , B|rx_got_nchar, spw_ulight_con, 1
instance = comp, \B|info[2]~feeder , B|info[2]~feeder, spw_ulight_con, 1
instance = comp, \B|info[2] , B|info[2], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[2] , dt_b|data_stand[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[2] , AXI_INTERFACE|monitor_b|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[2] , AXI_INTERFACE|monitor_b|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~62 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~62, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \A|rx_got_time_code~1 , A|rx_got_time_code~1, spw_ulight_con, 1
instance = comp, \A|rx_got_nchar~0 , A|rx_got_nchar~0, spw_ulight_con, 1
instance = comp, \A|rx_got_nchar , A|rx_got_nchar, spw_ulight_con, 1
instance = comp, \A|info[2] , A|info[2], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[2] , dt_a|data_stand[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[2] , AXI_INTERFACE|monitor_a|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[2] , AXI_INTERFACE|monitor_a|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~63 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~63, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~64 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~64, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[2] , AXI_INTERFACE|timec_tx_to_w_0|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[2] , AXI_INTERFACE|timec_tx_to_w_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~68 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~68, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[2] , AXI_INTERFACE|data_tx_to_w_0|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[2] , AXI_INTERFACE|data_tx_to_w_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[2] , AXI_INTERFACE|timec_tx_to_w|data_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[2] , AXI_INTERFACE|timec_tx_to_w|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~69 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~69, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~70 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~70, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[2]~2 , AXI_INTERFACE|fsm_info_0|read_mux_out[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[2] , AXI_INTERFACE|fsm_info_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[2] , RX_B|rx_data_flag[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[2] , AXI_INTERFACE|data_rx_r_0|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[2] , AXI_INTERFACE|data_rx_r_0|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[2] , RX|rx_data_flag[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[2] , AXI_INTERFACE|data_rx_r|read_mux_out[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[2] , AXI_INTERFACE|data_rx_r|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~65 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~66 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~66, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~67 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~67, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~72 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~72, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[2] , AXI_INTERFACE|data_tx_to_w|readdata[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~71 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~71, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][2] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~73 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~74 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[2]~74, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~2 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal10~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal10~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[10] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[10], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_010|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg[0]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[1] , RX|rx_data_flag[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[1] , AXI_INTERFACE|data_rx_r|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[1] , AXI_INTERFACE|data_rx_r|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~46 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~46, spw_ulight_con, 1
instance = comp, \B|rx_got_time_code~0 , B|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \B|rx_got_time_code , B|rx_got_time_code, spw_ulight_con, 1
instance = comp, \B|info[1]~feeder , B|info[1]~feeder, spw_ulight_con, 1
instance = comp, \B|info[1] , B|info[1], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[1] , dt_b|data_stand[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[1] , AXI_INTERFACE|monitor_b|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[1] , AXI_INTERFACE|monitor_b|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~45 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[1]~1 , AXI_INTERFACE|fsm_info_0|read_mux_out[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[1] , AXI_INTERFACE|fsm_info_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[1]~1 , AXI_INTERFACE|fsm_info|read_mux_out[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[1] , AXI_INTERFACE|fsm_info|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][1]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~49 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~50 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~50, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[1]~feeder , RX_B|rx_data_flag[1]~feeder, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[1] , RX_B|rx_data_flag[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[1] , AXI_INTERFACE|data_rx_r_0|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[1] , AXI_INTERFACE|data_rx_r_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[1]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~47 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~47, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \A|rx_got_time_code~0 , A|rx_got_time_code~0, spw_ulight_con, 1
instance = comp, \A|rx_got_time_code , A|rx_got_time_code, spw_ulight_con, 1
instance = comp, \A|info[1] , A|info[1], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[1] , dt_a|data_stand[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[1] , AXI_INTERFACE|monitor_a|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[1] , AXI_INTERFACE|monitor_a|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~48 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~48, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~51 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~51, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[1] , AXI_INTERFACE|timec_tx_to_w_0|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[1] , AXI_INTERFACE|timec_tx_to_w_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[1] , AXI_INTERFACE|data_tx_to_w_0|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[1] , AXI_INTERFACE|data_tx_to_w_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~55 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~55, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[1] , AXI_INTERFACE|timec_tx_to_w|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[1] , AXI_INTERFACE|timec_tx_to_w|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~56 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~56, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[1] , AXI_INTERFACE|led_fpga|data_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[1] , AXI_INTERFACE|led_fpga|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~41 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[1] , AXI_INTERFACE|timec_rx_r|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[1] , AXI_INTERFACE|timec_rx_r|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~42 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~42, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|readdata[1]~1 , AXI_INTERFACE|clock_sel|readdata[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[1] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[1] , AXI_INTERFACE|timec_rx_r_0|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~43 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~43, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~44 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~44, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[1] , AXI_INTERFACE|data_tx_to_w|readdata[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[1]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~52 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~52, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~53 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~54 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~54, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~57 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[1]~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal31~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal35~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal35~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[35] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src35_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src35_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|data_out[0] , AXI_INTERFACE|timec_tx_to_w_0|data_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w_0|readdata[0] , AXI_INTERFACE|timec_tx_to_w_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_034|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|data_out[0] , AXI_INTERFACE|timec_tx_to_w|data_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_tx_to_w|readdata[0] , AXI_INTERFACE|timec_tx_to_w|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|always0~0 , AXI_INTERFACE|timec_en_to_tx_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|data_out , AXI_INTERFACE|timec_en_to_tx_0|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx_0|readdata[0]~0 , AXI_INTERFACE|timec_en_to_tx_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w|readdata[0]~0 , AXI_INTERFACE|data_en_to_w|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|read~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|read~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx_0|readdata[0]~0 , AXI_INTERFACE|credit_error_rx_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|clock_sel|readdata[0]~0 , AXI_INTERFACE|clock_sel|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|credit_error_rx|readdata[0]~0 , AXI_INTERFACE|credit_error_rx|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_009|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w_0|always0~0 , AXI_INTERFACE|data_en_to_w_0|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w_0|data_out , AXI_INTERFACE|data_en_to_w_0|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_en_to_w_0|readdata[0]~0 , AXI_INTERFACE|data_en_to_w_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|always0~0 , AXI_INTERFACE|data_rx_rd_en|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|data_out , AXI_INTERFACE|data_rx_rd_en|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_rd_en|readdata[0]~0 , AXI_INTERFACE|data_rx_rd_en|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now_0|readdata[0]~0 , AXI_INTERFACE|send_fct_now_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start|readdata[0]~0 , AXI_INTERFACE|link_start|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable_0|readdata[0]~0 , AXI_INTERFACE|link_disable_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_start_0|readdata[0]~0 , AXI_INTERFACE|link_start_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[82] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[82], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[86] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[86], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[81] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[81], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[80] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[80], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[79] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[79], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx|always0~0 , AXI_INTERFACE|timec_en_to_tx|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx|data_out , AXI_INTERFACE|timec_en_to_tx|data_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_en_to_tx|readdata[0]~0 , AXI_INTERFACE|timec_en_to_tx|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|send_fct_now|readdata[0]~0 , AXI_INTERFACE|send_fct_now|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|read_mux_out[0]~0 , AXI_INTERFACE|fsm_info_0|read_mux_out[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info_0|readdata[0] , AXI_INTERFACE|fsm_info_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \RX_B|rx_data_take~1 , RX_B|rx_data_take~1, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_take~0 , RX_B|rx_data_take~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_take , RX_B|rx_data_take, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_take_0 , RX_B|rx_data_take_0, spw_ulight_con, 1
instance = comp, \RX_B|rx_buffer_write , RX_B|rx_buffer_write, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_013|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_ready_0|read_mux_out , AXI_INTERFACE|data_rx_ready_0|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_ready_0|readdata[0] , AXI_INTERFACE|data_rx_ready_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_014|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \TX|ready_tx_data~1 , TX|ready_tx_data~1, spw_ulight_con, 1
instance = comp, \TX|ready_tx_data , TX|ready_tx_data, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_ready|read_mux_out , AXI_INTERFACE|data_tx_ready|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_ready|readdata[0] , AXI_INTERFACE|data_tx_ready|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start|readdata[0]~0 , AXI_INTERFACE|auto_start|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|read_mux_out[0]~0 , AXI_INTERFACE|fsm_info|read_mux_out[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|fsm_info|readdata[0] , AXI_INTERFACE|fsm_info|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~24, spw_ulight_con, 1
instance = comp, \RX|rx_tick_out~0 , RX|rx_tick_out~0, spw_ulight_con, 1
instance = comp, \RX|rx_tick_out , RX|rx_tick_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_030|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready|read_mux_out , AXI_INTERFACE|timec_rx_ready|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready|readdata[0] , AXI_INTERFACE|timec_rx_ready|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|read_mux_out[0] , AXI_INTERFACE|timec_rx_r|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r|readdata[0] , AXI_INTERFACE|timec_rx_r|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~26, spw_ulight_con, 1
instance = comp, \RX_B|rx_tick_out~0 , RX_B|rx_tick_out~0, spw_ulight_con, 1
instance = comp, \RX_B|rx_tick_out , RX_B|rx_tick_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~18 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_031|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready_0|read_mux_out , AXI_INTERFACE|timec_rx_ready_0|read_mux_out, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_ready_0|readdata[0] , AXI_INTERFACE|timec_rx_ready_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|read_mux_out[0] , AXI_INTERFACE|timec_rx_r_0|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|timec_rx_r_0|readdata[0] , AXI_INTERFACE|timec_rx_r_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|data_out[0] , AXI_INTERFACE|data_tx_to_w_0|data_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w_0|readdata[0] , AXI_INTERFACE|data_tx_to_w_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|link_disable|readdata[0]~0 , AXI_INTERFACE|link_disable|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|readdata[0] , AXI_INTERFACE|led_fpga|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~29, spw_ulight_con, 1
instance = comp, \RX|rx_data_flag[0] , RX|rx_data_flag[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|read_mux_out[0] , AXI_INTERFACE|data_rx_r|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r|readdata[0] , AXI_INTERFACE|data_rx_r|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~34, spw_ulight_con, 1
instance = comp, \A|always8~1 , A|always8~1, spw_ulight_con, 1
instance = comp, \A|rx_got_fct , A|rx_got_fct, spw_ulight_con, 1
instance = comp, \A|info[0] , A|info[0], spw_ulight_con, 1
instance = comp, \dt_a|data_stand[0] , dt_a|data_stand[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|read_mux_out[0] , AXI_INTERFACE|monitor_a|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_a|readdata[0] , AXI_INTERFACE|monitor_a|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~35, spw_ulight_con, 1
instance = comp, \RX_B|rx_data_flag[0] , RX_B|rx_data_flag[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|read_mux_out[0] , AXI_INTERFACE|data_rx_r_0|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_rx_r_0|readdata[0] , AXI_INTERFACE|data_rx_r_0|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0]~feeder , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~36, spw_ulight_con, 1
instance = comp, \B|always8~1 , B|always8~1, spw_ulight_con, 1
instance = comp, \B|rx_got_fct , B|rx_got_fct, spw_ulight_con, 1
instance = comp, \B|info[0] , B|info[0], spw_ulight_con, 1
instance = comp, \dt_b|data_stand[0]~feeder , dt_b|data_stand[0]~feeder, spw_ulight_con, 1
instance = comp, \dt_b|data_stand[0] , dt_b|data_stand[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|read_mux_out[0] , AXI_INTERFACE|monitor_b|read_mux_out[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|monitor_b|readdata[0] , AXI_INTERFACE|monitor_b|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~37 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|data_tx_to_w|readdata[0] , AXI_INTERFACE|data_tx_to_w|readdata[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~38 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|auto_start_0|readdata[0]~0 , AXI_INTERFACE|auto_start_0|readdata[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|av_readdata_pre[0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_translator|av_readdata_pre[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[1][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[1][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|always0~0 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[0][0] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rdata_fifo|mem[0][0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~39 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~40 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_data[0]~40, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[17] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[17], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src17_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src17_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[118] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_017|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~115 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~115, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_034|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_027|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~120 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~120, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_024|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_025|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~122 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~122, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_026|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_023|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_021|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_022|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~121 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~121, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~123 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~123, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~124 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~124, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_007|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~119 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~119, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_005|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_006|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~114 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~114, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_012|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_004|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_009|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~117 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~117, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_003|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~116 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~116, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~118 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118]~118, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[118], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector11~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector11~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[18], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~2 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~3 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal16~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal16~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal12~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal12~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[12] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[12], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src12_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src12_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src12_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src12_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[117] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_012|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~19 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][117] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~108 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~108, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~107 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~107, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~109 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~109, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~112 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~112, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~111 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~111, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~113 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~113, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~110 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~110, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~104 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~104, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~105 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~105, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~106 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~106, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~103 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117]~103, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[117], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[5]~9 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[5]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal3~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal3~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal7~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal7~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src7_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src7_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[116] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_007|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~17 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][116] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~93 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~93, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~94 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~94, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~95 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~95, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~92 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~92, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~96 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~96, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~97 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~97, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~98 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~98, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~101 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~101, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~100 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~100, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~102 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~102, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~99 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116]~99, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[116], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[115] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~16 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][115] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~82 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~82, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~83 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~83, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~85 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~85, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~84 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~84, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~86 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~86, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~87 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~87, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~91 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~91, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~89 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~89, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~88 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~88, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~90 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115]~90, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[115], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal19~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal20~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal20~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_020|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0]~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_020|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~79 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~79, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~78 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~78, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~80 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~80, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~81 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~81, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~73 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~73, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~75 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~75, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~74 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~74, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~76 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~76, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~72 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~72, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~77 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114]~77, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[114], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal16~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal16~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_016|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][68] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][68], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_016|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~66 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~66, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~68 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~68, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~69 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~69, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~70 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~70, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~67 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~67, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~71 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~71, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~62 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~62, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~64 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~64, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~63 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~63, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~65 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113]~65, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[113], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal15~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~4 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[0]~12 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[0]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~4 , AXI_INTERFACE|mm_interconnect_0|router|src_data~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~5 , AXI_INTERFACE|mm_interconnect_0|router|src_data~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~14 , AXI_INTERFACE|mm_interconnect_0|router|src_data~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|sink_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_rd_en_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|clock_sel_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|auto_start_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_start_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_start_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][78], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132]~feeder , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|credit_error_rx_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|link_disable_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload[0]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|response_sink_accepted~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|response_sink_accepted~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|response_sink_accepted , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|response_sink_accepted, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|next_pending_response_count~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|next_pending_response_count~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|always1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|always1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|pending_response_count[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|has_pending_responses, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal25~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal25~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[25] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[25], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src25_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src25_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[112] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~13 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][112] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~60 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~60, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~59 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~59, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~61 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~61, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~52 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~52, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~55 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~55, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~56 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~56, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~57 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~57, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~54 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~54, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~53 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~53, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~58 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112]~58, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[112], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[4]~10 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[4]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal8~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal8~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[8] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src8_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src8_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|WideOr1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[88] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[88], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[111] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~12 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][111]~feeder , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][111]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][111] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~49 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~49, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~50 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~50, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~51 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~51, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~42 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~42, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~43 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~43, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~44 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~44, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~45 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~45, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~46 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~46, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~47 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~47, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~48 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111]~48, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[111], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal35~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal35~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal16~1 , AXI_INTERFACE|mm_interconnect_0|router|Equal16~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal26~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal26~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[26] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_channel[26], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src26_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~4 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][76] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][76], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[1][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[110] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_026|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~11 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][110] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_s1_agent_rsp_fifo|mem[0][110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~34 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~34, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~31 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~31, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~32 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~32, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~33 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~33, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~37 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~37, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~38 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~38, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~39 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~39, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~40 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~40, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~41 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~41, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~35 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~35, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~36 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110]~36, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[110], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal17~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[35] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[35], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_busy, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~2 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|Add0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent|uncompressor|last_packet_beat, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[1][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[109] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_017|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~10 , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109] , AXI_INTERFACE|mm_interconnect_0|data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~28 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~28, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~29 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~29, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~30 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~30, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[109], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~1 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal27~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[27] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[27], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src27_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src27_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_027|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|cp_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , AXI_INTERFACE|mm_interconnect_0|timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~14 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~13 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~10 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~11 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~10 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~8 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~9 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~12 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~15 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~21 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~21, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][132]~feeder , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][132]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|monitor_b_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_r_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|monitor_a_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~6 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_0_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|data_rx_r_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[1][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~0 , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][132] , AXI_INTERFACE|mm_interconnect_0|fsm_info_s1_agent_rsp_fifo|mem[0][132], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~22 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~22, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~23 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~23, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~24 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~24, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~25 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~25, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~26 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~26, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~27 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~27, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|response_sink_accepted , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|response_sink_accepted, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0]~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|next_pending_response_count~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|next_pending_response_count~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|suppress_change_dest_id~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|suppress_change_dest_id~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|always1~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|always1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|pending_response_count[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~2 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~3 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|has_pending_responses, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[8]~14 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel[8]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[8] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[8], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src8_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src8_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[1]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_008|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][69] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[1][69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~1 , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][66] , AXI_INTERFACE|mm_interconnect_0|data_en_to_w_s1_agent_rsp_fifo|mem[0][66], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_008|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~10 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~12 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~14 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~14, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~13 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~15 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~16 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~11 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~18 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~19 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~19, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~20 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~17 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108]~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[108], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector18~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector18~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[11]~8 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[11]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|src0_valid~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|last_cycle~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|last_cycle~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[1]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[1]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[107] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][107] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[1][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~8 , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][107] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_agent_rsp_fifo|mem[0][107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~9 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107]~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107] , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_data[107], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[10]~7 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[10]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal17~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal17~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~6 , AXI_INTERFACE|mm_interconnect_0|router|src_data~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~3 , AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~7 , AXI_INTERFACE|mm_interconnect_0|router|src_data[105]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[4] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[4], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~1 , AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~0 , AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~2 , AXI_INTERFACE|mm_interconnect_0|router|src_data[101]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[0] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|suppress_change_dest_id~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|suppress_change_dest_id~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux|WideOr0~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|packet_in_progress, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|update_grant~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|update_grant~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_015|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|write~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rsp_fifo|write~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg[0]~feeder , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|rp_valid , AXI_INTERFACE|mm_interconnect_0|data_tx_ready_0_s1_agent|rp_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~7 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~6 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~8 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal1~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|Equal25~0 , AXI_INTERFACE|mm_interconnect_0|router_001|Equal25~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[25] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[25], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src25_valid~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src25_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[1]~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|arb|grant[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[1] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_025|saved_grant[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~20 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~20, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][131] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][131], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|comb~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|comb~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|always0~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|always0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[1][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~7 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][77] , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent_rsp_fifo|mem[0][77], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~0 , AXI_INTERFACE|mm_interconnect_0|send_fct_now_0_s1_agent|uncompressor|last_packet_beat~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~4 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~2 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~5 , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0]~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0] , AXI_INTERFACE|mm_interconnect_0|rsp_mux_001|src_payload[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[32] , AXI_INTERFACE|mm_interconnect_0|cmd_mux_035|src_data[32], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|rf_source_valid~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent|rf_source_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|wait_latency_counter[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~1 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_translator|read_latency_shift_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0 , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0] , AXI_INTERFACE|mm_interconnect_0|timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src0_valid , AXI_INTERFACE|mm_interconnect_0|rsp_demux_035|src0_valid, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~3 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1 , AXI_INTERFACE|mm_interconnect_0|rsp_mux|WideOr1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[18]~4 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[18]~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|Equal34~0 , AXI_INTERFACE|mm_interconnect_0|router|Equal34~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[5] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[5], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~8 , AXI_INTERFACE|mm_interconnect_0|router|src_data~8, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[1] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[1], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~12 , AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~12, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~10 , AXI_INTERFACE|mm_interconnect_0|router|src_data~10, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~9 , AXI_INTERFACE|mm_interconnect_0|router|src_data~9, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~11 , AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~13 , AXI_INTERFACE|mm_interconnect_0|router|src_data[103]~13, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[2] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[2], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router|src_data~15 , AXI_INTERFACE|mm_interconnect_0|router|src_data~15, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[3] , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|last_dest_id[3], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|Equal0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|suppress_change_dest_id~1 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|suppress_change_dest_id~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|internal_valid~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|internal_valid~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~11 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~11, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~16 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~16, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~17 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~17, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~0 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~6 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~6, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|sink_ready~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~5 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~2 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~2, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~3 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~3, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~4 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~4, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~7 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|WideOr0~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , AXI_INTERFACE|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|cmd_sink_ready~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~7 , AXI_INTERFACE|mm_interconnect_0|router_001|src_data[104]~7, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~5 , AXI_INTERFACE|mm_interconnect_0|router_001|src_channel~5, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~1 , AXI_INTERFACE|mm_interconnect_0|cmd_demux_001|src0_valid~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|arb|grant[0]~1, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder , AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[0] , AXI_INTERFACE|mm_interconnect_0|cmd_mux|saved_grant[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~0 , AXI_INTERFACE|mm_interconnect_0|cmd_mux|src_payload~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , AXI_INTERFACE|mm_interconnect_0|led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[0]~0 , AXI_INTERFACE|led_fpga|data_out[0]~0, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|led_fpga|data_out[0] , AXI_INTERFACE|led_fpga|data_out[0], spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_down~0 , db_system_spwulight_b|PB_down~0, spw_ulight_con, 1
instance = comp, \db_system_spwulight_b|PB_down , db_system_spwulight_b|PB_down, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|f2sdram , AXI_INTERFACE|hps_0|fpga_interfaces|f2sdram, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|debug_apb , AXI_INTERFACE|hps_0|fpga_interfaces|debug_apb, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|tpiu , AXI_INTERFACE|hps_0|fpga_interfaces|tpiu, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|boot_from_fpga , AXI_INTERFACE|hps_0|fpga_interfaces|boot_from_fpga, spw_ulight_con, 1
instance = comp, \AXI_INTERFACE|hps_0|fpga_interfaces|fpga2hps , AXI_INTERFACE|hps_0|fpga_interfaces|fpga2hps, spw_ulight_con, 1
