Classic Timing Analyzer report for Lab2
Sun Apr 29 19:18:46 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK50'
  7. Clock Setup: 'HAND_CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                      ; To                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.301 ns                         ; Reset                                                                                                                     ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                  ; --         ; CLK50    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.536 ns                        ; newlcd:inst|LCD_Display:inst|LCD_RW_INT                                                                                   ; DBUS[7]                                                          ; CLK50      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.590 ns                         ; DIP[1]                                                                                                                    ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; --         ; HAND_CLK ; 0            ;
; Clock Setup: 'CLK50'         ; N/A   ; None          ; 150.90 MHz ( period = 6.627 ns ) ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                   ; CLK50      ; CLK50    ; 0            ;
; Clock Setup: 'HAND_CLK'      ; N/A   ; None          ; 408.83 MHz ( period = 2.446 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                          ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                           ;                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; HAND_CLK        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 233.05 MHz ( period = 4.291 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 236.91 MHz ( period = 4.221 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 241.43 MHz ( period = 4.142 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 252.14 MHz ( period = 3.966 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.667 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; newlcd:inst|LCD_Display:inst|state.DROP_LCD_E                                                                             ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 294.46 MHz ( period = 3.396 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.LINE2                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK50      ; CLK50    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.979 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.740 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.732 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.729 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'HAND_CLK'                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                             ; To                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 408.83 MHz ( period = 2.446 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 409.00 MHz ( period = 2.445 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 409.00 MHz ( period = 2.445 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 409.17 MHz ( period = 2.444 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.230 ns                ;
; N/A   ; 431.03 MHz ( period = 2.320 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; 431.22 MHz ( period = 2.319 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; 431.22 MHz ( period = 2.319 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; 431.41 MHz ( period = 2.318 ns )               ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.860 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.860 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.434 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; HAND_CLK   ; HAND_CLK ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+--------+------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                               ; To Clock ;
+-------+--------------+------------+--------+------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                  ; CLK50    ;
; N/A   ; None         ; 5.301 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                  ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[15]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[14]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[19]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[17]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[16]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[12]                 ; CLK50    ;
; N/A   ; None         ; 4.849 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                 ; CLK50    ;
; N/A   ; None         ; 3.556 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_400HZ                           ; CLK50    ;
; N/A   ; None         ; 1.492 ns   ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 1.491 ns   ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 1.491 ns   ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 1.490 ns   ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 1.415 ns   ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 1.414 ns   ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 1.414 ns   ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 1.413 ns   ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 1.276 ns   ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 1.275 ns   ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 1.275 ns   ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 1.274 ns   ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 1.015 ns   ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.977 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                       ; CLK50    ;
; N/A   ; None         ; 0.977 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                       ; CLK50    ;
; N/A   ; None         ; 0.977 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                       ; CLK50    ;
; N/A   ; None         ; 0.977 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                       ; CLK50    ;
; N/A   ; None         ; 0.977 ns   ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                       ; CLK50    ;
; N/A   ; None         ; 0.938 ns   ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.881 ns   ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A   ; None         ; 0.880 ns   ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A   ; None         ; 0.880 ns   ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A   ; None         ; 0.879 ns   ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A   ; None         ; 0.852 ns   ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.404 ns   ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A   ; None         ; 0.346 ns   ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A   ; None         ; 0.269 ns   ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A   ; None         ; -0.121 ns  ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A   ; None         ; -0.127 ns  ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; HAND_CLK ;
; N/A   ; None         ; -0.128 ns  ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
; N/A   ; None         ; -0.360 ns  ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
+-------+--------------+------------+--------+------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; N/A   ; None         ; 14.536 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[7] ; CLK50      ;
; N/A   ; None         ; 14.522 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; LCD_RW  ; CLK50      ;
; N/A   ; None         ; 14.484 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[0] ; CLK50      ;
; N/A   ; None         ; 14.484 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[1] ; CLK50      ;
; N/A   ; None         ; 14.030 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[2] ; CLK50      ;
; N/A   ; None         ; 14.030 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[3] ; CLK50      ;
; N/A   ; None         ; 14.030 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[6] ; CLK50      ;
; N/A   ; None         ; 14.020 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[5] ; CLK50      ;
; N/A   ; None         ; 14.010 ns  ; newlcd:inst|LCD_Display:inst|LCD_RW_INT        ; DBUS[4] ; CLK50      ;
; N/A   ; None         ; 13.670 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[7] ; DBUS[7] ; CLK50      ;
; N/A   ; None         ; 13.633 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[6] ; DBUS[6] ; CLK50      ;
; N/A   ; None         ; 13.246 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[5] ; DBUS[5] ; CLK50      ;
; N/A   ; None         ; 13.187 ns  ; newlcd:inst|LCD_Display:inst|LCD_RS            ; LCD_RS  ; CLK50      ;
; N/A   ; None         ; 12.929 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[0] ; DBUS[0] ; CLK50      ;
; N/A   ; None         ; 12.729 ns  ; newlcd:inst|LCD_Display:inst|LCD_E             ; LCD_E   ; CLK50      ;
; N/A   ; None         ; 12.323 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[2] ; DBUS[2] ; CLK50      ;
; N/A   ; None         ; 12.110 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3] ; DBUS[3] ; CLK50      ;
; N/A   ; None         ; 11.896 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[1] ; DBUS[1] ; CLK50      ;
; N/A   ; None         ; 11.893 ns  ; newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[4] ; DBUS[4] ; CLK50      ;
+-------+--------------+------------+------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                             ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                               ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.590 ns  ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
; N/A           ; None        ; 0.358 ns  ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; HAND_CLK ;
; N/A           ; None        ; 0.357 ns  ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; HAND_CLK ;
; N/A           ; None        ; 0.351 ns  ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A           ; None        ; -0.039 ns ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A           ; None        ; -0.058 ns ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.116 ns ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; HAND_CLK ;
; N/A           ; None        ; -0.446 ns ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.483 ns ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.484 ns ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.484 ns ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.485 ns ; DIP[2] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -0.523 ns ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.622 ns ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; HAND_CLK ;
; N/A           ; None        ; -0.747 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[0]                       ; CLK50    ;
; N/A           ; None        ; -0.747 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[1]                       ; CLK50    ;
; N/A           ; None        ; -0.747 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[2]                       ; CLK50    ;
; N/A           ; None        ; -0.747 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[3]                       ; CLK50    ;
; N/A           ; None        ; -0.747 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CHAR_COUNT[4]                       ; CLK50    ;
; N/A           ; None        ; -0.871 ns ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.872 ns ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.872 ns ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.873 ns ; DIP[0] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -0.948 ns ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -0.949 ns ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -0.949 ns ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -0.950 ns ; DIP[1] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -1.044 ns ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; HAND_CLK ;
; N/A           ; None        ; -1.045 ns ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; HAND_CLK ;
; N/A           ; None        ; -1.045 ns ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; HAND_CLK ;
; N/A           ; None        ; -1.046 ns ; DIP[3] ; Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; HAND_CLK ;
; N/A           ; None        ; -3.326 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_400HZ                           ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[11]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[15]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[14]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[18]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[19]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[17]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[16]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[13]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[12]                 ; CLK50    ;
; N/A           ; None        ; -4.619 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]                 ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[8]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[9]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[6]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[2]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[3]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[4]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[5]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[1]                  ; CLK50    ;
; N/A           ; None        ; -5.071 ns ; Reset  ; newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[0]                  ; CLK50    ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 29 19:18:46 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK50" is an undefined clock
    Info: Assuming node "HAND_CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "newlcd:inst|LCD_Display:inst|CLK_400HZ" as buffer
Info: Clock "CLK50" has Internal fmax of 150.9 MHz between source memory "newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]" (period= 6.627 ns)
    Info: + Longest memory to register delay is 6.390 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y21; Fanout = 8; MEM Node = 'newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y21; Fanout = 3; MEM Node = 'newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5]'
        Info: 3: + IC(0.671 ns) + CELL(0.398 ns) = 4.062 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 9; COMB Node = 'newlcd:inst|LCD_Display:inst|Equal0~0'
        Info: 4: + IC(0.299 ns) + CELL(0.150 ns) = 4.511 ns; Loc. = LCCOMB_X51_Y21_N20; Fanout = 4; COMB Node = 'newlcd:inst|LCD_Display:inst|Next_Char[2]~2'
        Info: 5: + IC(0.304 ns) + CELL(0.437 ns) = 5.252 ns; Loc. = LCCOMB_X51_Y21_N0; Fanout = 3; COMB Node = 'newlcd:inst|LCD_Display:inst|Selector6~2'
        Info: 6: + IC(0.260 ns) + CELL(0.393 ns) = 5.905 ns; Loc. = LCCOMB_X51_Y21_N2; Fanout = 1; COMB Node = 'newlcd:inst|LCD_Display:inst|Selector6~3'
        Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 6.306 ns; Loc. = LCCOMB_X51_Y21_N10; Fanout = 1; COMB Node = 'newlcd:inst|LCD_Display:inst|Selector6~4'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.390 ns; Loc. = LCFF_X51_Y21_N11; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 4.605 ns ( 72.07 % )
        Info: Total interconnect delay = 1.785 ns ( 27.93 % )
    Info: - Smallest clock skew is -0.064 ns
        Info: + Shortest clock path from clock "CLK50" to destination register is 6.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
            Info: 2: + IC(1.771 ns) + CELL(0.787 ns) = 3.557 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.410 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.508 ns; Loc. = LCFF_X51_Y21_N11; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|DATA_BUS_VALUE[3]'
            Info: Total cell delay = 2.323 ns ( 35.69 % )
            Info: Total interconnect delay = 4.185 ns ( 64.31 % )
        Info: - Longest clock path from clock "CLK50" to source memory is 6.572 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
            Info: 2: + IC(1.771 ns) + CELL(0.787 ns) = 3.557 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.410 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.944 ns) + CELL(0.661 ns) = 6.572 ns; Loc. = M4K_X52_Y21; Fanout = 8; MEM Node = 'newlcd:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 37.23 % )
            Info: Total interconnect delay = 4.125 ns ( 62.77 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "HAND_CLK" has Internal fmax of 408.83 MHz between source register "Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination register "Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]" (period= 2.446 ns)
    Info: + Longest register to register delay is 2.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y21_N17; Fanout = 4; REG Node = 'Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X55_Y21_N6; Fanout = 3; COMB Node = 'Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst5~0'
        Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.002 ns; Loc. = LCCOMB_X55_Y21_N0; Fanout = 2; COMB Node = 'Accumulator:inst10|Adder8_4bits:inst|FA:inst5|inst5~0'
        Info: 4: + IC(0.448 ns) + CELL(0.275 ns) = 1.725 ns; Loc. = LCCOMB_X55_Y21_N28; Fanout = 4; COMB Node = 'Accumulator:inst10|Adder8_4bits:inst|FA:inst4|inst5~0'
        Info: 5: + IC(0.273 ns) + CELL(0.150 ns) = 2.148 ns; Loc. = LCCOMB_X55_Y21_N18; Fanout = 1; COMB Node = 'Accumulator:inst10|Adder8_4bits:inst|HA:inst11|inst1'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.232 ns; Loc. = LCFF_X55_Y21_N19; Fanout = 3; REG Node = 'Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 0.934 ns ( 41.85 % )
        Info: Total interconnect delay = 1.298 ns ( 58.15 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "HAND_CLK" to destination register is 2.589 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'
            Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'
            Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.589 ns; Loc. = LCFF_X55_Y21_N19; Fanout = 3; REG Node = 'Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]'
            Info: Total cell delay = 1.534 ns ( 59.25 % )
            Info: Total interconnect delay = 1.055 ns ( 40.75 % )
        Info: - Longest clock path from clock "HAND_CLK" to source register is 2.589 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'
            Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'
            Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.589 ns; Loc. = LCFF_X55_Y21_N17; Fanout = 4; REG Node = 'Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.534 ns ( 59.25 % )
            Info: Total interconnect delay = 1.055 ns ( 40.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]" (data pin = "Reset", clock pin = "CLK50") is 5.301 ns
    Info: + Longest pin to register delay is 8.015 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 49; PIN Node = 'Reset'
        Info: 2: + IC(5.522 ns) + CELL(0.420 ns) = 6.804 ns; Loc. = LCCOMB_X48_Y21_N22; Fanout = 20; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[10]~50'
        Info: 3: + IC(0.701 ns) + CELL(0.510 ns) = 8.015 ns; Loc. = LCFF_X48_Y22_N27; Fanout = 3; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]'
        Info: Total cell delay = 1.792 ns ( 22.36 % )
        Info: Total interconnect delay = 6.223 ns ( 77.64 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK50" to destination register is 2.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK50~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X48_Y22_N27; Fanout = 3; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_COUNT_400HZ[7]'
        Info: Total cell delay = 1.536 ns ( 57.36 % )
        Info: Total interconnect delay = 1.142 ns ( 42.64 % )
Info: tco from clock "CLK50" to destination pin "DBUS[7]" through register "newlcd:inst|LCD_Display:inst|LCD_RW_INT" is 14.536 ns
    Info: + Longest clock path from clock "CLK50" to source register is 6.504 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
        Info: 2: + IC(1.771 ns) + CELL(0.787 ns) = 3.557 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 2; REG Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(1.410 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'newlcd:inst|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.504 ns; Loc. = LCFF_X50_Y22_N3; Fanout = 9; REG Node = 'newlcd:inst|LCD_Display:inst|LCD_RW_INT'
        Info: Total cell delay = 2.323 ns ( 35.72 % )
        Info: Total interconnect delay = 4.181 ns ( 64.28 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y22_N3; Fanout = 9; REG Node = 'newlcd:inst|LCD_Display:inst|LCD_RW_INT'
        Info: 2: + IC(5.100 ns) + CELL(2.682 ns) = 7.782 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'DBUS[7]'
        Info: Total cell delay = 2.682 ns ( 34.46 % )
        Info: Total interconnect delay = 5.100 ns ( 65.54 % )
Info: th for register "Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "DIP[1]", clock pin = "HAND_CLK") is 0.590 ns
    Info: + Longest clock path from clock "HAND_CLK" to destination register is 2.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'HAND_CLK'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'HAND_CLK~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'HAND_CLK~clkctrl'
        Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.589 ns; Loc. = LCFF_X55_Y21_N23; Fanout = 3; REG Node = 'Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.534 ns ( 59.25 % )
        Info: Total interconnect delay = 1.055 ns ( 40.75 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.265 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'DIP[1]'
        Info: 2: + IC(1.032 ns) + CELL(0.150 ns) = 2.181 ns; Loc. = LCCOMB_X55_Y21_N22; Fanout = 1; COMB Node = 'Accumulator:inst10|Adder8_4bits:inst|FA:inst6|inst1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.265 ns; Loc. = LCFF_X55_Y21_N23; Fanout = 3; REG Node = 'Accumulator:inst10|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.233 ns ( 54.44 % )
        Info: Total interconnect delay = 1.032 ns ( 45.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Sun Apr 29 19:18:47 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


