{
  "Top": "sha_stream",
  "RtlTop": "sha_stream",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha_stream_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "indata": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "indata_address0",
          "name": "indata_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_ce0",
          "name": "indata_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_q0",
          "name": "indata_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "in_i": {
      "index": "1",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_i_address0",
          "name": "in_i_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_i_ce0",
          "name": "in_i_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_i_q0",
          "name": "in_i_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "outdata": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "outdata_address0",
          "name": "outdata_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "outdata_ce0",
          "name": "outdata_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "outdata_we0",
          "name": "outdata_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "outdata_d0",
          "name": "outdata_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_array_partition -throughput_driven=off",
      "config_export -flow=impl",
      "config_export -format=syn_dcp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline local_memset\/local_memset_label0 -off=true",
      "set_directive_pipeline local_memcpy\/local_memcpy_label3 -off=true",
      "set_directive_pipeline sha_update\/sha_update_label4 -off=true",
      "set_directive_pipeline sha_transform\/sha_transform_label1 -off=true",
      "set_directive_pipeline sha_transform\/sha_transform_label2 -off=true",
      "set_directive_pipeline sha_transform\/sha_transform_label3 -off=true",
      "set_directive_pipeline sha_transform\/sha_transform_label4 -off=true",
      "set_directive_pipeline sha_transform\/sha_transform_label5 -off=true",
      "set_directive_pipeline sha_transform\/sha_transform_label6 -off=true",
      "set_directive_pipeline sha_stream -off=true",
      "set_directive_pipeline local_memset -off=true",
      "set_directive_pipeline local_memcpy -off=true",
      "set_directive_pipeline sha_transform -off=true",
      "set_directive_pipeline sha_update -off=true",
      "set_directive_inline local_memset -off=true",
      "set_directive_inline local_memcpy -off=true",
      "set_directive_inline sha_transform -off=true",
      "set_directive_inline sha_update -off=true",
      "set_directive_top sha_stream -name sha_stream"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha_stream"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "16815 ~ 132032",
    "Latency": "16814"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha_stream",
    "Version": "1.0",
    "DisplayName": "Sha_stream",
    "Revision": "2114204558",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha_stream_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/benchmarks\/sha\/sha.c"],
    "Vhdl": [
      "impl\/vhdl\/sha_stream_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha_stream_local_indata_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha_stream_local_memcpy.vhd",
      "impl\/vhdl\/sha_stream_local_memset.vhd",
      "impl\/vhdl\/sha_stream_local_memset_Pipeline_local_memset_label1.vhd",
      "impl\/vhdl\/sha_stream_sha_info_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha_stream_sha_info_digest_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1.vhd",
      "impl\/vhdl\/sha_stream_sha_stream_Pipeline_sha_stream_label2.vhd",
      "impl\/vhdl\/sha_stream_sha_transform.vhd",
      "impl\/vhdl\/sha_stream_sha_transform_W_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha_stream_sha_update.vhd",
      "impl\/vhdl\/sha_stream.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha_stream_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha_stream_local_indata_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/sha_stream_local_indata_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha_stream_local_memcpy.v",
      "impl\/verilog\/sha_stream_local_memset.v",
      "impl\/verilog\/sha_stream_local_memset_Pipeline_local_memset_label1.v",
      "impl\/verilog\/sha_stream_sha_info_data_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/sha_stream_sha_info_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha_stream_sha_info_digest_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/sha_stream_sha_info_digest_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1.v",
      "impl\/verilog\/sha_stream_sha_stream_Pipeline_sha_stream_label2.v",
      "impl\/verilog\/sha_stream_sha_transform.v",
      "impl\/verilog\/sha_stream_sha_transform_W_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha_stream_sha_update.v",
      "impl\/verilog\/sha_stream.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha_stream.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "indata_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"indata_address0": "DATA"},
      "ports": ["indata_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "indata_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"indata_q0": "DATA"},
      "ports": ["indata_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "in_i_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"in_i_address0": "DATA"},
      "ports": ["in_i_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_i"
        }]
    },
    "in_i_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_i_q0": "DATA"},
      "ports": ["in_i_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_i"
        }]
    },
    "outdata_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"outdata_address0": "DATA"},
      "ports": ["outdata_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "outdata"
        }]
    },
    "outdata_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"outdata_d0": "DATA"},
      "ports": ["outdata_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "outdata"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "indata_address0": {
      "dir": "out",
      "width": "14"
    },
    "indata_ce0": {
      "dir": "out",
      "width": "1"
    },
    "indata_q0": {
      "dir": "in",
      "width": "8"
    },
    "in_i_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_i_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_i_q0": {
      "dir": "in",
      "width": "32"
    },
    "outdata_address0": {
      "dir": "out",
      "width": "3"
    },
    "outdata_ce0": {
      "dir": "out",
      "width": "1"
    },
    "outdata_we0": {
      "dir": "out",
      "width": "1"
    },
    "outdata_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha_stream",
      "Instances": [
        {
          "ModuleName": "sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1",
          "InstanceName": "grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160"
        },
        {
          "ModuleName": "sha_update",
          "InstanceName": "grp_sha_update_fu_168",
          "Instances": [
            {
              "ModuleName": "local_memcpy",
              "InstanceName": "grp_local_memcpy_fu_90"
            },
            {
              "ModuleName": "sha_transform",
              "InstanceName": "grp_sha_transform_fu_102"
            }
          ]
        },
        {
          "ModuleName": "local_memset",
          "InstanceName": "grp_local_memset_fu_185",
          "Instances": [{
              "ModuleName": "local_memset_Pipeline_local_memset_label1",
              "InstanceName": "grp_local_memset_Pipeline_local_memset_label1_fu_44"
            }]
        },
        {
          "ModuleName": "sha_transform",
          "InstanceName": "grp_sha_transform_fu_195"
        },
        {
          "ModuleName": "sha_stream_Pipeline_sha_stream_label2",
          "InstanceName": "grp_sha_stream_Pipeline_sha_stream_label2_fu_203"
        }
      ]
    },
    "Info": {
      "sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "local_memcpy": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha_transform": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha_update": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "local_memset_Pipeline_local_memset_label1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "local_memset": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha_stream_Pipeline_sha_stream_label2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1": {
        "Latency": {
          "LatencyBest": "16386",
          "LatencyAvg": "16386",
          "LatencyWorst": "16386",
          "PipelineII": "16386",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.507"
        },
        "Loops": [{
            "Name": "sha_stream_label1_VITIS_LOOP_207_1",
            "TripCount": "16384",
            "Latency": "16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "48",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "local_memcpy": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "25",
          "LatencyWorst": "49",
          "PipelineIIMin": "1",
          "PipelineIIMax": "49",
          "PipelineII": "1 ~ 49",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "2.778"
        },
        "Loops": [{
            "Name": "local_memcpy_label3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "48",
            "Latency": "0 ~ 48",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "108",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "407",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "sha_transform": {
        "Latency": {
          "LatencyBest": "395",
          "LatencyAvg": "395",
          "LatencyWorst": "395",
          "PipelineII": "395",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "1.718"
        },
        "Loops": [
          {
            "Name": "sha_transform_label1",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "sha_transform_label2",
            "TripCount": "64",
            "Latency": "192",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "sha_transform_label3",
            "TripCount": "20",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "sha_transform_label4",
            "TripCount": "20",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "sha_transform_label5",
            "TripCount": "20",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "sha_transform_label6",
            "TripCount": "20",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "FF": "1155",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1932",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0"
        }
      },
      "sha_update": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "27163",
          "LatencyWorst": "57395",
          "PipelineIIMin": "3",
          "PipelineIIMax": "57395",
          "PipelineII": "3 ~ 57395",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "2.844"
        },
        "Loops": [{
            "Name": "sha_update_label4",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "57344",
            "Latency": "0 ~ 57344",
            "PipelineII": "",
            "PipelineDepthMin": "400",
            "PipelineDepthMax": "448",
            "PipelineDepth": "400 ~ 448"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "FF": "1390",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2873",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0"
        }
      },
      "local_memset_Pipeline_local_memset_label1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "10",
          "LatencyWorst": "18",
          "PipelineIIMin": "2",
          "PipelineIIMax": "18",
          "PipelineII": "2 ~ 18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "1.960"
        },
        "Loops": [{
            "Name": "local_memset_label1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "16",
            "Latency": "0 ~ 16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "114",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "local_memset": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "11",
          "LatencyWorst": "19",
          "PipelineIIMin": "3",
          "PipelineIIMax": "19",
          "PipelineII": "3 ~ 19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.398"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "211",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "sha_stream_Pipeline_sha_stream_label2": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "1.398"
        },
        "Loops": [{
            "Name": "sha_stream_label2",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "58",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "sha_stream": {
        "Latency": {
          "LatencyBest": "16814",
          "LatencyAvg": "71347",
          "LatencyWorst": "132031",
          "PipelineIIMin": "16815",
          "PipelineIIMax": "132032",
          "PipelineII": "16815 ~ 132032",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.810"
        },
        "Loops": [{
            "Name": "sha_stream_label0",
            "TripCount": "2",
            "LatencyMin": "12",
            "LatencyMax": "114796",
            "Latency": "12 ~ 114796",
            "PipelineII": "",
            "PipelineDepthMin": "6",
            "PipelineDepthMax": "57398",
            "PipelineDepth": "6 ~ 57398"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "FF": "2910",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "5924",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-07 00:38:45 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
