<stg><name>activation_accelerator_Pipeline_silu_loop</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i112

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i112:0 %i_3 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i112:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i112:2 %icmp_ln162 = icmp_eq  i16 %i_3, i16 49152

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i112:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i112:4 %add_ln162 = add i16 %i_3, i16 1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i112:5 %br_ln162 = br i1 %icmp_ln162, void %for.inc.i112.split, void %if.end70.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i112.split:0 %i_15_cast = zext i16 %i_3

]]></Node>
<StgValue><ssdm name="i_15_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i112.split:2 %x_addr = getelementptr i32 %x, i64 0, i64 %i_15_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i112.split:3 %x_load = load i16 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i112.split:15 %store_ln162 = store i16 %add_ln162, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i112.split:3 %x_load = load i16 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i112.split:4 %bitcast_ln163 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="bitcast_ln163"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:5 %xor_ln163 = xor i32 %bitcast_ln163, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i112.split:6 %bitcast_ln163_1 = bitcast i32 %xor_ln163

]]></Node>
<StgValue><ssdm name="bitcast_ln163_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:7 %tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:8 %add_i1 = fadd i32 %tmp_2, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="55" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:8 %add_i1 = fadd i32 %tmp_2, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="56" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:8 %add_i1 = fadd i32 %tmp_2, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="57" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:8 %add_i1 = fadd i32 %tmp_2, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="58" st_id="14" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="59" st_id="15" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="60" st_id="16" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="61" st_id="17" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="62" st_id="18" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="63" st_id="19" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="64" st_id="20" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="65" st_id="21" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="66" st_id="22" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:9 %sig = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="67" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:10 %val = fmul i32 %x_load, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="68" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:10 %val = fmul i32 %x_load, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="69" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i112.split:10 %val = fmul i32 %x_load, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="70" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i112.split:11 %bitcast_ln166 = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln166"/></StgValue>
</operation>

<operation id="71" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i112.split:12 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln166, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="76" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
if.end70.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="72" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i112.split:1 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="73" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i112.split:13 %buf2_addr = getelementptr i16 %buf2, i64 0, i64 %i_15_cast

]]></Node>
<StgValue><ssdm name="buf2_addr"/></StgValue>
</operation>

<operation id="74" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i112.split:14 %store_ln166 = store i16 %trunc_ln, i16 %buf2_addr

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="75" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i112.split:16 %br_ln162 = br void %for.inc.i112

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="134" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="buf2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="137" from="StgValue_136" to="i" fromId="136" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="140" from="i" to="store_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="141" from="i" to="i_3" fromId="29" toId="32">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="142" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specpipeline_ln0" fromId="144" toId="33">
</dataflow>
<dataflow id="147" from="StgValue_146" to="specpipeline_ln0" fromId="146" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_146" to="specpipeline_ln0" fromId="146" toId="33">
</dataflow>
<dataflow id="151" from="p_str" to="specpipeline_ln0" fromId="150" toId="33">
</dataflow>
<dataflow id="152" from="i_3" to="icmp_ln162" fromId="32" toId="34">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln162" fromId="153" toId="34">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="155" toId="35">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty" fromId="157" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty" fromId="157" toId="35">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty" fromId="157" toId="35">
</dataflow>
<dataflow id="161" from="i_3" to="add_ln162" fromId="32" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_162" to="add_ln162" fromId="162" toId="36">
</dataflow>
<dataflow id="164" from="icmp_ln162" to="br_ln162" fromId="34" toId="37">
</dataflow>
<dataflow id="165" from="i_3" to="i_15_cast" fromId="32" toId="38">
</dataflow>
<dataflow id="166" from="x" to="x_addr" fromId="134" toId="39">
</dataflow>
<dataflow id="168" from="StgValue_167" to="x_addr" fromId="167" toId="39">
</dataflow>
<dataflow id="169" from="i_15_cast" to="x_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="170" from="x_addr" to="x_load" fromId="39" toId="40">
</dataflow>
<dataflow id="171" from="add_ln162" to="store_ln162" fromId="36" toId="41">
</dataflow>
<dataflow id="172" from="i" to="store_ln162" fromId="29" toId="41">
</dataflow>
<dataflow id="173" from="x_addr" to="x_load" fromId="39" toId="42">
</dataflow>
<dataflow id="174" from="x_load" to="bitcast_ln163" fromId="42" toId="43">
</dataflow>
<dataflow id="175" from="bitcast_ln163" to="xor_ln163" fromId="43" toId="44">
</dataflow>
<dataflow id="177" from="StgValue_176" to="xor_ln163" fromId="176" toId="44">
</dataflow>
<dataflow id="178" from="xor_ln163" to="bitcast_ln163_1" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="46">
</dataflow>
<dataflow id="181" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="46">
</dataflow>
<dataflow id="182" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="47">
</dataflow>
<dataflow id="183" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="47">
</dataflow>
<dataflow id="184" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="48">
</dataflow>
<dataflow id="185" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="48">
</dataflow>
<dataflow id="186" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="49">
</dataflow>
<dataflow id="187" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="49">
</dataflow>
<dataflow id="188" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="50">
</dataflow>
<dataflow id="189" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="50">
</dataflow>
<dataflow id="190" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="51">
</dataflow>
<dataflow id="191" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="51">
</dataflow>
<dataflow id="192" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="52">
</dataflow>
<dataflow id="193" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="52">
</dataflow>
<dataflow id="194" from="llvm.exp.f32" to="tmp_2" fromId="179" toId="53">
</dataflow>
<dataflow id="195" from="bitcast_ln163_1" to="tmp_2" fromId="45" toId="53">
</dataflow>
<dataflow id="196" from="tmp_2" to="add_i1" fromId="53" toId="54">
</dataflow>
<dataflow id="198" from="StgValue_197" to="add_i1" fromId="197" toId="54">
</dataflow>
<dataflow id="199" from="tmp_2" to="add_i1" fromId="53" toId="55">
</dataflow>
<dataflow id="200" from="StgValue_197" to="add_i1" fromId="197" toId="55">
</dataflow>
<dataflow id="201" from="tmp_2" to="add_i1" fromId="53" toId="56">
</dataflow>
<dataflow id="202" from="StgValue_197" to="add_i1" fromId="197" toId="56">
</dataflow>
<dataflow id="203" from="tmp_2" to="add_i1" fromId="53" toId="57">
</dataflow>
<dataflow id="204" from="StgValue_197" to="add_i1" fromId="197" toId="57">
</dataflow>
<dataflow id="205" from="StgValue_197" to="sig" fromId="197" toId="58">
</dataflow>
<dataflow id="206" from="add_i1" to="sig" fromId="57" toId="58">
</dataflow>
<dataflow id="207" from="StgValue_197" to="sig" fromId="197" toId="59">
</dataflow>
<dataflow id="208" from="add_i1" to="sig" fromId="57" toId="59">
</dataflow>
<dataflow id="209" from="StgValue_197" to="sig" fromId="197" toId="60">
</dataflow>
<dataflow id="210" from="add_i1" to="sig" fromId="57" toId="60">
</dataflow>
<dataflow id="211" from="StgValue_197" to="sig" fromId="197" toId="61">
</dataflow>
<dataflow id="212" from="add_i1" to="sig" fromId="57" toId="61">
</dataflow>
<dataflow id="213" from="StgValue_197" to="sig" fromId="197" toId="62">
</dataflow>
<dataflow id="214" from="add_i1" to="sig" fromId="57" toId="62">
</dataflow>
<dataflow id="215" from="StgValue_197" to="sig" fromId="197" toId="63">
</dataflow>
<dataflow id="216" from="add_i1" to="sig" fromId="57" toId="63">
</dataflow>
<dataflow id="217" from="StgValue_197" to="sig" fromId="197" toId="64">
</dataflow>
<dataflow id="218" from="add_i1" to="sig" fromId="57" toId="64">
</dataflow>
<dataflow id="219" from="StgValue_197" to="sig" fromId="197" toId="65">
</dataflow>
<dataflow id="220" from="add_i1" to="sig" fromId="57" toId="65">
</dataflow>
<dataflow id="221" from="StgValue_197" to="sig" fromId="197" toId="66">
</dataflow>
<dataflow id="222" from="add_i1" to="sig" fromId="57" toId="66">
</dataflow>
<dataflow id="223" from="x_load" to="val" fromId="42" toId="67">
</dataflow>
<dataflow id="224" from="sig" to="val" fromId="66" toId="67">
</dataflow>
<dataflow id="225" from="x_load" to="val" fromId="42" toId="68">
</dataflow>
<dataflow id="226" from="sig" to="val" fromId="66" toId="68">
</dataflow>
<dataflow id="227" from="x_load" to="val" fromId="42" toId="69">
</dataflow>
<dataflow id="228" from="sig" to="val" fromId="66" toId="69">
</dataflow>
<dataflow id="229" from="val" to="bitcast_ln166" fromId="69" toId="70">
</dataflow>
<dataflow id="231" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln" fromId="230" toId="71">
</dataflow>
<dataflow id="232" from="bitcast_ln166" to="trunc_ln" fromId="70" toId="71">
</dataflow>
<dataflow id="234" from="StgValue_233" to="trunc_ln" fromId="233" toId="71">
</dataflow>
<dataflow id="236" from="StgValue_235" to="trunc_ln" fromId="235" toId="71">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecLoopName" to="specloopname_ln162" fromId="237" toId="72">
</dataflow>
<dataflow id="240" from="empty_27" to="specloopname_ln162" fromId="239" toId="72">
</dataflow>
<dataflow id="241" from="buf2" to="buf2_addr" fromId="135" toId="73">
</dataflow>
<dataflow id="242" from="StgValue_167" to="buf2_addr" fromId="167" toId="73">
</dataflow>
<dataflow id="243" from="i_15_cast" to="buf2_addr" fromId="38" toId="73">
</dataflow>
<dataflow id="244" from="trunc_ln" to="store_ln166" fromId="71" toId="74">
</dataflow>
<dataflow id="245" from="buf2_addr" to="store_ln166" fromId="73" toId="74">
</dataflow>
<dataflow id="246" from="icmp_ln162" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="247" from="icmp_ln162" to="StgValue_26" fromId="34" toId="26">
</dataflow>
</dataflows>


</stg>
