Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 20 23:42:19 2024
| Host         : zywr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FIFO_timing_summary_routed.rpt -pb FIFO_timing_summary_routed.pb -rpx FIFO_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2320)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1128)
---------------------------
 There are 1077 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: o_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2320)
---------------------------------------------------
 There are 2320 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2331          inf        0.000                      0                 2331           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2331 Endpoints
Min Delay          2331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[1006][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.290ns  (logic 1.052ns (7.362%)  route 13.238ns (92.638%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.637    14.237    memory1[1021][0]_i_3_n_0
    SLICE_X42Y113        LUT6 (Prop_lut6_I2_O)        0.053    14.290 r  memory1[1006][0]_i_1/O
                         net (fo=1, routed)           0.000    14.290    memory1[1006][0]_i_1_n_0
    SLICE_X42Y113        FDCE                                         r  memory1_reg[1006][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[1004][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.039ns  (logic 1.052ns (7.493%)  route 12.987ns (92.507%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.386    13.986    memory1[1021][0]_i_3_n_0
    SLICE_X42Y113        LUT6 (Prop_lut6_I2_O)        0.053    14.039 r  memory1[1004][0]_i_1/O
                         net (fo=1, routed)           0.000    14.039    memory1[1004][0]_i_1_n_0
    SLICE_X42Y113        FDCE                                         r  memory1_reg[1004][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[1001][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.981ns  (logic 1.052ns (7.524%)  route 12.929ns (92.476%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.328    13.928    memory1[1021][0]_i_3_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I3_O)        0.053    13.981 r  memory1[1001][0]_i_1/O
                         net (fo=1, routed)           0.000    13.981    memory1[1001][0]_i_1_n_0
    SLICE_X40Y113        FDCE                                         r  memory1_reg[1001][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[1002][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.979ns  (logic 1.052ns (7.526%)  route 12.927ns (92.474%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.326    13.926    memory1[1021][0]_i_3_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I3_O)        0.053    13.979 r  memory1[1002][0]_i_1/O
                         net (fo=1, routed)           0.000    13.979    memory1[1002][0]_i_1_n_0
    SLICE_X40Y113        FDCE                                         r  memory1_reg[1002][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[995][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.978ns  (logic 1.052ns (7.526%)  route 12.926ns (92.474%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.325    13.925    memory1[1021][0]_i_3_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I3_O)        0.053    13.978 r  memory1[995][0]_i_1/O
                         net (fo=1, routed)           0.000    13.978    memory1[995][0]_i_1_n_0
    SLICE_X40Y113        FDCE                                         r  memory1_reg[995][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[982][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.959ns  (logic 1.052ns (7.536%)  route 12.907ns (92.464%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.306    13.906    memory1[1021][0]_i_3_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.053    13.959 r  memory1[982][0]_i_1/O
                         net (fo=1, routed)           0.000    13.959    memory1[982][0]_i_1_n_0
    SLICE_X43Y112        FDCE                                         r  memory1_reg[982][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[1005][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.859ns  (logic 1.052ns (7.591%)  route 12.807ns (92.409%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.207    13.806    memory1[1021][0]_i_3_n_0
    SLICE_X42Y113        LUT6 (Prop_lut6_I2_O)        0.053    13.859 r  memory1[1005][0]_i_1/O
                         net (fo=1, routed)           0.000    13.859    memory1[1005][0]_i_1_n_0
    SLICE_X42Y113        FDCE                                         r  memory1_reg[1005][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[1003][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.826ns  (logic 1.052ns (7.609%)  route 12.774ns (92.391%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.173    13.773    memory1[1021][0]_i_3_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.053    13.826 r  memory1[1003][0]_i_1/O
                         net (fo=1, routed)           0.000    13.826    memory1[1003][0]_i_1_n_0
    SLICE_X39Y114        FDCE                                         r  memory1_reg[1003][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[998][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.748ns  (logic 1.052ns (7.652%)  route 12.696ns (92.348%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.095    13.695    memory1[1021][0]_i_3_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I3_O)        0.053    13.748 r  memory1[998][0]_i_1/O
                         net (fo=1, routed)           0.000    13.748    memory1[998][0]_i_1_n_0
    SLICE_X42Y114        FDCE                                         r  memory1_reg[998][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[981][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.743ns  (logic 1.052ns (7.655%)  route 12.691ns (92.345%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE                         0.000     0.000 r  wptr_reg[0]_rep__0/C
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.269     0.269 f  wptr_reg[0]_rep__0/Q
                         net (fo=118, routed)         3.551     3.820    wptr_reg[0]_rep__0_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.053     3.873 r  wptr[9]_i_3/O
                         net (fo=22, routed)          0.870     4.743    wptr[9]_i_3_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.063     4.806 r  i_tready_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.551     5.356    i_tready_OBUF_inst_i_14_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.170     5.526 r  i_tready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     5.526    i_tready_OBUF_inst_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.238     5.764 r  i_tready_OBUF_inst_i_2/CO[0]
                         net (fo=45, routed)          1.023     6.787    full
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.153     6.940 f  memory1[16][0]_i_4/O
                         net (fo=135, routed)         4.607    11.547    wptr0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.053    11.600 r  memory1[1021][0]_i_3/O
                         net (fo=53, routed)          2.090    13.690    memory1[1021][0]_i_3_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I2_O)        0.053    13.743 r  memory1[981][0]_i_1/O
                         net (fo=1, routed)           0.000    13.743    memory1[981][0]_i_1_n_0
    SLICE_X43Y111        FDCE                                         r  memory1_reg[981][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory1_reg[448][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[448][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.718%)  route 0.106ns (45.282%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDCE                         0.000     0.000 r  memory1_reg[448][0]/C
    SLICE_X25Y105        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[448][0]/Q
                         net (fo=3, routed)           0.106     0.206    memory1_reg[448][0]
    SLICE_X25Y105        LUT4 (Prop_lut4_I3_O)        0.028     0.234 r  memory1[448][0]_i_1/O
                         net (fo=1, routed)           0.000     0.234    memory1[448][0]_i_1_n_0
    SLICE_X25Y105        FDCE                                         r  memory1_reg[448][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[500][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[500][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.818%)  route 0.110ns (46.182%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDCE                         0.000     0.000 r  memory1_reg[500][0]/C
    SLICE_X29Y111        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[500][0]/Q
                         net (fo=3, routed)           0.110     0.210    memory1_reg_n_0_[500][0]
    SLICE_X29Y111        LUT6 (Prop_lut6_I5_O)        0.028     0.238 r  memory1[500][0]_i_1/O
                         net (fo=1, routed)           0.000     0.238    memory1[500][0]_i_1_n_0
    SLICE_X29Y111        FDCE                                         r  memory1_reg[500][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[896][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[896][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.740%)  route 0.110ns (46.260%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE                         0.000     0.000 r  memory1_reg[896][0]/C
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[896][0]/Q
                         net (fo=3, routed)           0.110     0.210    memory1_reg_n_0_[896][0]
    SLICE_X39Y105        LUT6 (Prop_lut6_I5_O)        0.028     0.238 r  memory1[896][0]_i_1/O
                         net (fo=1, routed)           0.000     0.238    memory1[896][0]_i_1_n_0
    SLICE_X39Y105        FDCE                                         r  memory1_reg[896][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wptr1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.100ns (41.495%)  route 0.141ns (58.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE                         0.000     0.000 r  wptr_reg[3]/C
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  wptr_reg[3]/Q
                         net (fo=8, routed)           0.141     0.241    wptr_reg[3]
    SLICE_X46Y87         FDCE                                         r  wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[409][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[409][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.446%)  route 0.116ns (47.554%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDCE                         0.000     0.000 r  memory1_reg[409][0]/C
    SLICE_X23Y102        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[409][0]/Q
                         net (fo=3, routed)           0.116     0.216    memory1_reg[409][0]
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.028     0.244 r  memory1[409][0]_i_1/O
                         net (fo=1, routed)           0.000     0.244    memory1[409][0]_i_1_n_0
    SLICE_X23Y102        FDCE                                         r  memory1_reg[409][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[84][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[84][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.420%)  route 0.116ns (47.580%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE                         0.000     0.000 r  memory1_reg[84][0]/C
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[84][0]/Q
                         net (fo=3, routed)           0.116     0.216    memory1_reg[84][0]
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.028     0.244 r  memory1[84][0]_i_1/O
                         net (fo=1, routed)           0.000     0.244    memory1[84][0]_i_1_n_0
    SLICE_X31Y94         FDCE                                         r  memory1_reg[84][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[837][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[837][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.315%)  route 0.117ns (47.685%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDCE                         0.000     0.000 r  memory1_reg[837][0]/C
    SLICE_X33Y107        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[837][0]/Q
                         net (fo=3, routed)           0.117     0.217    memory1_reg_n_0_[837][0]
    SLICE_X33Y107        LUT6 (Prop_lut6_I5_O)        0.028     0.245 r  memory1[837][0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    memory1[837][0]_i_1_n_0
    SLICE_X33Y107        FDCE                                         r  memory1_reg[837][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[965][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[965][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.315%)  route 0.117ns (47.685%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE                         0.000     0.000 r  memory1_reg[965][0]/C
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[965][0]/Q
                         net (fo=3, routed)           0.117     0.217    memory1_reg_n_0_[965][0]
    SLICE_X43Y106        LUT6 (Prop_lut6_I5_O)        0.028     0.245 r  memory1[965][0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    memory1[965][0]_i_1_n_0
    SLICE_X43Y106        FDCE                                         r  memory1_reg[965][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[599][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[599][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.514%)  route 0.125ns (49.486%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE                         0.000     0.000 r  memory1_reg[599][0]/C
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[599][0]/Q
                         net (fo=3, routed)           0.125     0.225    memory1_reg[599][0]
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.028     0.253 r  memory1[599][0]_i_1/O
                         net (fo=1, routed)           0.000     0.253    memory1[599][0]_i_1_n_0
    SLICE_X41Y93         FDCE                                         r  memory1_reg[599][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory1_reg[223][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory1_reg[223][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.253%)  route 0.127ns (49.747%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDCE                         0.000     0.000 r  memory1_reg[223][0]/C
    SLICE_X23Y89         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  memory1_reg[223][0]/Q
                         net (fo=3, routed)           0.127     0.227    memory1_reg[223][0]
    SLICE_X23Y89         LUT6 (Prop_lut6_I5_O)        0.028     0.255 r  memory1[223][0]_i_1/O
                         net (fo=1, routed)           0.000     0.255    memory1[223][0]_i_1_n_0
    SLICE_X23Y89         FDCE                                         r  memory1_reg[223][0]/D
  -------------------------------------------------------------------    -------------------





