
*** Running vivado
    with args -log design_1_axi_dynclk_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dynclk_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
79 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.488 ; gain = 0.000
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source design_1_axi_dynclk_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_axi_dynclk_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1098.293 ; gain = 40.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:231]
WARNING: [Synth 8-1565] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:233]
WARNING: [Synth 8-1565] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:234]
WARNING: [Synth 8-1565] actual for formal port s1_lock is neither a static name nor a globally static expression [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:236]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dynclk_0_0' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/synth/design_1_axi_dynclk_0_0.vhd:86]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter kRefClkFreqHz bound to: 100000000 - type: integer 
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 1 - type: integer 
	Parameter kAddBUFMR bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_dynclk' declared at 'd:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:10' bound to instance 'U0' of component 'axi_dynclk' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/synth/design_1_axi_dynclk_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:60]
	Parameter kRefClkFreqHz bound to: 100000000 - type: integer 
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 1 - type: integer 
	Parameter kAddBUFMR bound to: 0 - type: bool 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter kRefClkFreqHz bound to: 100000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_dynclk_S00_AXI' declared at 'd:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk_S00_AXI.vhd:5' bound to instance 'axi_dynclk_S00_AXI_inst' of component 'axi_dynclk_S00_AXI' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk_S00_AXI' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk_S00_AXI.vhd:93]
	Parameter kRefClkFreqHz bound to: 100000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk_S00_AXI' (1#1) [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:204]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:210]
	Parameter DIV_F bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'd:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:224]
INFO: [Synth 8-6157] synthesizing module 'mmcme2_drp' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/mmcme2_drp.v:50]
	Parameter DIV_F bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
INFO: [Synth 8-6155] done synthesizing module 'mmcme2_drp' (3#1) [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/mmcme2_drp.v:50]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/SyncAsync.vhd:73]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (4#1) [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk' (5#1) [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ipshared/f822/src/axi_dynclk.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dynclk_0_0' (6#1) [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/synth/design_1_axi_dynclk_0_0.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1166.406 ; gain = 108.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.406 ; gain = 108.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.406 ; gain = 108.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1166.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/src/axi_dynclk.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Github/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/src/axi_dynclk.xdc] for cell 'U0'
Parsing XDC File [D:/Github/Zybo-Z7/hw/proj/hw.runs/design_1_axi_dynclk_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Github/Zybo-Z7/hw/proj/hw.runs/design_1_axi_dynclk_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1262.434 ; gain = 4.230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Github/Zybo-Z7/hw/proj/hw.runs/design_1_axi_dynclk_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mmcme2_drp'
INFO: [Synth 8-802] inferred FSM for state register 'clk_state_reg' in module 'axi_dynclk'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                        000000001 |                             0001
               WAIT_LOCK |                        000000010 |                             0010
                WAIT_SEN |                        000000100 |                             0011
                 ADDRESS |                        000001000 |                             0100
             WAIT_A_DRDY |                        000010000 |                             0101
                 BITMASK |                        000100000 |                             0110
                  BITSET |                        001000000 |                             0111
                   WRITE |                        010000000 |                             1000
               WAIT_DRDY |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mmcme2_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
             wait_locked |                            00010 |                              001
                 wait_en |                            00100 |                              010
               wait_srdy |                            01000 |                              011
                 enabled |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'one-hot' in module 'axi_dynclk'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   8 Input   32 Bit        Muxes := 7     
	   9 Input   16 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   9 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1262.434 ; gain = 204.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFIO      |     1|
|2     |BUFR       |     1|
|3     |LUT1       |     2|
|4     |LUT2       |    10|
|5     |LUT3       |     9|
|6     |LUT4       |    59|
|7     |LUT5       |    66|
|8     |LUT6       |   110|
|9     |MMCME2_ADV |     1|
|10    |FDCE       |     2|
|11    |FDRE       |   328|
|12    |FDSE       |    24|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:10 . Memory (MB): peak = 1276.738 ; gain = 123.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 1276.738 ; gain = 219.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1276.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1295.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1295.828 ; gain = 238.340
INFO: [Common 17-1381] The checkpoint 'D:/Github/Zybo-Z7/hw/proj/hw.runs/design_1_axi_dynclk_0_0_synth_1/design_1_axi_dynclk_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_dynclk_0_0, cache-ID = fdf32a45e4f8fb46
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Github/Zybo-Z7/hw/proj/hw.runs/design_1_axi_dynclk_0_0_synth_1/design_1_axi_dynclk_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_dynclk_0_0_utilization_synth.rpt -pb design_1_axi_dynclk_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 18 16:06:24 2021...
