Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 27 22:00:20 2024
| Host         : SurfaceQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.173        0.000                      0                   55        0.201        0.000                      0                   55        3.000        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.173        0.000                      0                   55        0.201        0.000                      0                   55       19.500        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.994ns (23.125%)  route 3.304ns (76.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_02/Q
                         net (fo=5, routed)           0.900     0.433    sync/hcounter/c1/h[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299     0.732 f  sync/hcounter/c1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.864     1.596    sync/hcounter/c2/ff_05_2
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124     1.720 f  sync/hcounter/c2/ff_01_i_4/O
                         net (fo=6, routed)           1.158     2.878    sync/hcounter/c2/ff_02_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.152     3.030 r  sync/hcounter/c2/ff_01_i_1__0/O
                         net (fo=5, routed)           0.382     3.413    sync/hcounter/c3/CE0
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.506    38.511    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_01/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.407    38.586    sync/hcounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 35.173    

Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.994ns (23.125%)  route 3.304ns (76.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_02/Q
                         net (fo=5, routed)           0.900     0.433    sync/hcounter/c1/h[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299     0.732 f  sync/hcounter/c1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.864     1.596    sync/hcounter/c2/ff_05_2
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124     1.720 f  sync/hcounter/c2/ff_01_i_4/O
                         net (fo=6, routed)           1.158     2.878    sync/hcounter/c2/ff_02_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.152     3.030 r  sync/hcounter/c2/ff_01_i_1__0/O
                         net (fo=5, routed)           0.382     3.413    sync/hcounter/c3/CE0
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.506    38.511    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_02/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.407    38.586    sync/hcounter/c3/ff_02
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 35.173    

Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.994ns (23.125%)  route 3.304ns (76.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_02/Q
                         net (fo=5, routed)           0.900     0.433    sync/hcounter/c1/h[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299     0.732 f  sync/hcounter/c1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.864     1.596    sync/hcounter/c2/ff_05_2
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124     1.720 f  sync/hcounter/c2/ff_01_i_4/O
                         net (fo=6, routed)           1.158     2.878    sync/hcounter/c2/ff_02_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.152     3.030 r  sync/hcounter/c2/ff_01_i_1__0/O
                         net (fo=5, routed)           0.382     3.413    sync/hcounter/c3/CE0
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.506    38.511    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_03/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.407    38.586    sync/hcounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 35.173    

Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.994ns (23.125%)  route 3.304ns (76.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_02/Q
                         net (fo=5, routed)           0.900     0.433    sync/hcounter/c1/h[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299     0.732 f  sync/hcounter/c1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.864     1.596    sync/hcounter/c2/ff_05_2
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124     1.720 f  sync/hcounter/c2/ff_01_i_4/O
                         net (fo=6, routed)           1.158     2.878    sync/hcounter/c2/ff_02_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.152     3.030 r  sync/hcounter/c2/ff_01_i_1__0/O
                         net (fo=5, routed)           0.382     3.413    sync/hcounter/c3/CE0
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.506    38.511    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_04/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.407    38.586    sync/hcounter/c3/ff_04
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 35.173    

Slack (MET) :             35.363ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.994ns (24.190%)  route 3.115ns (75.810%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_02/Q
                         net (fo=5, routed)           0.900     0.433    sync/hcounter/c1/h[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299     0.732 f  sync/hcounter/c1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.864     1.596    sync/hcounter/c2/ff_05_2
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124     1.720 f  sync/hcounter/c2/ff_01_i_4/O
                         net (fo=6, routed)           1.158     2.878    sync/hcounter/c2/ff_02_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.152     3.030 r  sync/hcounter/c2/ff_01_i_1__0/O
                         net (fo=5, routed)           0.193     3.224    sync/hcounter/c3/CE0
    SLICE_X4Y29          FDRE                                         r  sync/hcounter/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.506    38.511    sync/hcounter/c3/clk
    SLICE_X4Y29          FDRE                                         r  sync/hcounter/c3/ff_05/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.407    38.586    sync/hcounter/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 35.363    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c1/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.994ns (23.649%)  route 3.209ns (76.351%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  sync/hcounter/c1/ff_02/Q
                         net (fo=5, routed)           0.900     0.433    sync/hcounter/c1/h[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.299     0.732 r  sync/hcounter/c1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.850     1.582    sync/hcounter/c2/ff_05_2
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     1.706 r  sync/hcounter/c2/ff_01_i_4__0/O
                         net (fo=8, routed)           0.984     2.690    sync/vcounter/c1/ff_04_2
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.152     2.842 r  sync/vcounter/c1/ff_04_i_1__3/O
                         net (fo=1, routed)           0.475     3.318    sync/vcounter/c1/B_1
    SLICE_X3Y33          FDRE                                         r  sync/vcounter/c1/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.512    38.517    sync/vcounter/c1/clk
    SLICE_X3Y33          FDRE                                         r  sync/vcounter/c1/ff_04/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)       -0.291    38.695    sync/vcounter/c1/ff_04
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 sync/hcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.199ns (28.355%)  route 3.030ns (71.645%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.627    -0.885    sync/hcounter/c2/clk
    SLICE_X5Y33          FDRE                                         r  sync/hcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  sync/hcounter/c2/ff_05/Q
                         net (fo=12, routed)          0.725     0.260    sync/hcounter/c2/ff_04_0[0]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.329     0.589 f  sync/hcounter/c2/ff_01_i_5__0/O
                         net (fo=2, routed)           0.690     1.278    sync/hcounter/c2/ff_01_i_5__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.327     1.605 r  sync/hcounter/c2/ff_01_i_3__0/O
                         net (fo=8, routed)           1.012     2.618    sync/vcounter/c1/ff_05_2
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     2.742 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.602     3.344    sync/vcounter/c2/CE0_0
    SLICE_X3Y35          FDRE                                         r  sync/vcounter/c2/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.514    38.519    sync/vcounter/c2/clk
    SLICE_X3Y35          FDRE                                         r  sync/vcounter/c2/ff_05/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X3Y35          FDRE (Setup_fdre_C_CE)      -0.205    38.783    sync/vcounter/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 35.439    

Slack (MET) :             35.548ns  (required time - arrival time)
  Source:                 sync/hcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.199ns (28.857%)  route 2.956ns (71.143%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.627    -0.885    sync/hcounter/c2/clk
    SLICE_X5Y33          FDRE                                         r  sync/hcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  sync/hcounter/c2/ff_05/Q
                         net (fo=12, routed)          0.725     0.260    sync/hcounter/c2/ff_04_0[0]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.329     0.589 f  sync/hcounter/c2/ff_01_i_5__0/O
                         net (fo=2, routed)           0.690     1.278    sync/hcounter/c2/ff_01_i_5__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.327     1.605 r  sync/hcounter/c2/ff_01_i_3__0/O
                         net (fo=8, routed)           1.012     2.618    sync/vcounter/c1/ff_05_2
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     2.742 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.529     3.271    sync/vcounter/c2/CE0_0
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.513    38.518    sync/vcounter/c2/clk
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_02/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    38.818    sync/vcounter/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 35.548    

Slack (MET) :             35.548ns  (required time - arrival time)
  Source:                 sync/hcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.199ns (28.857%)  route 2.956ns (71.143%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.627    -0.885    sync/hcounter/c2/clk
    SLICE_X5Y33          FDRE                                         r  sync/hcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  sync/hcounter/c2/ff_05/Q
                         net (fo=12, routed)          0.725     0.260    sync/hcounter/c2/ff_04_0[0]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.329     0.589 f  sync/hcounter/c2/ff_01_i_5__0/O
                         net (fo=2, routed)           0.690     1.278    sync/hcounter/c2/ff_01_i_5__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.327     1.605 r  sync/hcounter/c2/ff_01_i_3__0/O
                         net (fo=8, routed)           1.012     2.618    sync/vcounter/c1/ff_05_2
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     2.742 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.529     3.271    sync/vcounter/c2/CE0_0
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.513    38.518    sync/vcounter/c2/clk
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_03/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    38.818    sync/vcounter/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 35.548    

Slack (MET) :             35.548ns  (required time - arrival time)
  Source:                 sync/hcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.199ns (28.857%)  route 2.956ns (71.143%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.627    -0.885    sync/hcounter/c2/clk
    SLICE_X5Y33          FDRE                                         r  sync/hcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  sync/hcounter/c2/ff_05/Q
                         net (fo=12, routed)          0.725     0.260    sync/hcounter/c2/ff_04_0[0]
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.329     0.589 f  sync/hcounter/c2/ff_01_i_5__0/O
                         net (fo=2, routed)           0.690     1.278    sync/hcounter/c2/ff_01_i_5__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.327     1.605 r  sync/hcounter/c2/ff_01_i_3__0/O
                         net (fo=8, routed)           1.012     2.618    sync/vcounter/c1/ff_05_2
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     2.742 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.529     3.271    sync/vcounter/c2/CE0_0
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.513    38.518    sync/vcounter/c2/clk
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_04/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    38.818    sync/vcounter/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 35.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.584    -0.597    sync/hcounter/c3/clk
    SLICE_X4Y29          FDRE                                         r  sync/hcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sync/hcounter/c3/ff_05/Q
                         net (fo=6, routed)           0.131    -0.325    sync/hcounter/c3/ff_05_0[0]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.049    -0.276 r  sync/hcounter/c3/ff_03_i_1__1/O
                         net (fo=1, routed)           0.000    -0.276    sync/hcounter/c3/B_2
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.853    -0.837    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_03/C
                         clock pessimism              0.252    -0.584    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.107    -0.477    sync/hcounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c1/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.590    -0.591    sync/vcounter/c1/clk
    SLICE_X3Y33          FDRE                                         r  sync/vcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  sync/vcounter/c1/ff_04/Q
                         net (fo=11, routed)          0.155    -0.296    sync/vcounter/c1/v[1]
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  sync/vcounter/c1/ff_01_i_2__3/O
                         net (fo=1, routed)           0.000    -0.251    sync/vcounter/c1/B_4
    SLICE_X2Y33          FDRE                                         r  sync/vcounter/c1/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.859    -0.831    sync/vcounter/c1/clk
    SLICE_X2Y33          FDRE                                         r  sync/vcounter/c1/ff_01/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.458    sync/vcounter/c1/ff_01
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.584    -0.597    sync/hcounter/c3/clk
    SLICE_X4Y29          FDRE                                         r  sync/hcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sync/hcounter/c3/ff_05/Q
                         net (fo=6, routed)           0.131    -0.325    sync/hcounter/c3/ff_05_0[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.045    -0.280 r  sync/hcounter/c3/ff_02_i_1__1/O
                         net (fo=1, routed)           0.000    -0.280    sync/hcounter/c3/B_3
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.853    -0.837    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_02/C
                         clock pessimism              0.252    -0.584    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092    -0.492    sync/hcounter/c3/ff_02
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.584    -0.597    sync/hcounter/c3/clk
    SLICE_X4Y29          FDRE                                         r  sync/hcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sync/hcounter/c3/ff_05/Q
                         net (fo=6, routed)           0.130    -0.326    sync/hcounter/c3/ff_05_0[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  sync/hcounter/c3/ff_01_i_2__0/O
                         net (fo=1, routed)           0.000    -0.281    sync/hcounter/c3/B_4
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.853    -0.837    sync/hcounter/c3/clk
    SLICE_X5Y29          FDRE                                         r  sync/hcounter/c3/ff_01/C
                         clock pessimism              0.252    -0.584    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091    -0.493    sync/hcounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sync/vcounter/c3/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.381%)  route 0.150ns (44.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.591    -0.590    sync/vcounter/c3/clk
    SLICE_X0Y34          FDRE                                         r  sync/vcounter/c3/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/vcounter/c3/ff_04/Q
                         net (fo=5, routed)           0.150    -0.300    sync/vcounter/c3/v[11]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  sync/vcounter/c3/ff_01_i_2__2/O
                         net (fo=1, routed)           0.000    -0.255    sync/vcounter/c3/B_4
    SLICE_X1Y34          FDRE                                         r  sync/vcounter/c3/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.860    -0.830    sync/vcounter/c3/clk
    SLICE_X1Y34          FDRE                                         r  sync/vcounter/c3/ff_01/C
                         clock pessimism              0.252    -0.577    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092    -0.485    sync/vcounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sync/vcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.591    -0.590    sync/vcounter/c3/clk
    SLICE_X1Y34          FDRE                                         r  sync/vcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/vcounter/c3/ff_05/Q
                         net (fo=6, routed)           0.159    -0.290    sync/vcounter/c3/ff_05_0[0]
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  sync/vcounter/c3/ff_03_i_1__3/O
                         net (fo=1, routed)           0.000    -0.245    sync/vcounter/c3/B_2
    SLICE_X0Y34          FDRE                                         r  sync/vcounter/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.860    -0.830    sync/vcounter/c3/clk
    SLICE_X0Y34          FDRE                                         r  sync/vcounter/c3/ff_03/C
                         clock pessimism              0.252    -0.577    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.092    -0.485    sync/vcounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.466%)  route 0.142ns (40.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.590    -0.591    sync/vcounter/c1/clk
    SLICE_X2Y33          FDRE                                         r  sync/vcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  sync/vcounter/c1/ff_02/Q
                         net (fo=8, routed)           0.142    -0.285    sync/vcounter/c1/ff_02_0[1]
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  sync/vcounter/c1/ff_05_i_1__2/O
                         net (fo=1, routed)           0.000    -0.240    sync/vcounter/c2/B_0_1
    SLICE_X3Y35          FDRE                                         r  sync/vcounter/c2/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.861    -0.829    sync/vcounter/c2/clk
    SLICE_X3Y35          FDRE                                         r  sync/vcounter/c2/ff_05/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.484    sync/vcounter/c2/ff_05
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sync/hcounter/c1/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c1/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.229ns (64.178%)  route 0.128ns (35.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.587    -0.594    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  sync/hcounter/c1/ff_05/Q
                         net (fo=8, routed)           0.128    -0.339    sync/hcounter/c1/h[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.101    -0.238 r  sync/hcounter/c1/ff_02_i_1/O
                         net (fo=1, routed)           0.000    -0.238    sync/hcounter/c1/B_3
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.856    -0.834    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_02/C
                         clock pessimism              0.239    -0.594    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.107    -0.487    sync/hcounter/c1/ff_02
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sync/vcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.516%)  route 0.168ns (47.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.591    -0.590    sync/vcounter/c3/clk
    SLICE_X1Y34          FDRE                                         r  sync/vcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/vcounter/c3/ff_05/Q
                         net (fo=6, routed)           0.168    -0.281    sync/vcounter/c3/ff_05_0[0]
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  sync/vcounter/c3/ff_02_i_1__3/O
                         net (fo=1, routed)           0.000    -0.236    sync/vcounter/c3/B_3
    SLICE_X0Y34          FDRE                                         r  sync/vcounter/c3/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.860    -0.830    sync/vcounter/c3/clk
    SLICE_X0Y34          FDRE                                         r  sync/vcounter/c3/ff_02/C
                         clock pessimism              0.252    -0.577    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.091    -0.486    sync/vcounter/c3/ff_02
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sync/vcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.189ns (47.210%)  route 0.211ns (52.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.591    -0.590    sync/vcounter/c2/clk
    SLICE_X3Y35          FDRE                                         r  sync/vcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/vcounter/c2/ff_05/Q
                         net (fo=11, routed)          0.211    -0.238    sync/vcounter/c2/ff_05_0[0]
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.048    -0.190 r  sync/vcounter/c2/ff_04_i_1__2/O
                         net (fo=1, routed)           0.000    -0.190    sync/vcounter/c2/B_1
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.860    -0.830    sync/vcounter/c2/clk
    SLICE_X2Y34          FDRE                                         r  sync/vcounter/c2/ff_04/C
                         clock pessimism              0.253    -0.576    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.445    sync/vcounter/c2/ff_04
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y32      sync/hcounter/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y32      sync/hcounter/c1/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y32      sync/hcounter/c1/ff_03/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y32      sync/hcounter/c1/ff_04/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y32      sync/hcounter/c1/ff_05/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y33      sync/hcounter/c2/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y33      sync/hcounter/c2/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y33      sync/hcounter/c2/ff_03/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      sync/vcounter/c2/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      sync/vcounter/c2/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      sync/vcounter/c2/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      sync/vcounter/c2/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      sync/vcounter/c3/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      sync/vcounter/c3/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      sync/vcounter/c3/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      sync/vcounter/c3/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      sync/vcounter/c3/ff_05/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y33      sync/hcounter/c2/ff_01/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_01/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_02/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32      sync/hcounter/c1/ff_03/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32      sync/hcounter/c1/ff_03/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_04/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_04/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_05/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y32      sync/hcounter/c1/ff_05/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



