# Loading project l
# Compile of clkgen.v was successful.
vsim work.clkgen
# vsim work.clkgen 
# Start time: 03:52:10 on Oct 29,2024
# Loading work.clkgen
run -all
# ** Note: $stop    : /home/anmol/udemy_verilog/050_SEQ_clkgen/clkgen.v(34)
#    Time: 40 us  Iteration: 0  Instance: /clkgen
# Break in Module clkgen at /home/anmol/udemy_verilog/050_SEQ_clkgen/clkgen.v line 34
add wave -position end sim:/clkgen/*
run -all
# End of CLKGEN
