

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_4_proc'
================================================================
* Date:           Mon Feb 08 23:46:29 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.07|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %imgInTmp2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_6 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_imag_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_real_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 1.57ns
newFuncRoot:3  br label %0


 <State 2>: 2.07ns
ST_2: i6 [1/1] 0.00ns
:0  %i6 = phi i10 [ 0, %newFuncRoot ], [ %i, %._crit_edge ]

ST_2: exitcond2 [1/1] 2.07ns
:1  %exitcond2 = icmp eq i10 %i6, -512

ST_2: i [1/1] 1.84ns
:2  %i = add i10 %i6, 1

ST_2: stg_12 [1/1] 0.00ns
:3  br i1 %exitcond2, label %.exitStub, label %._crit_edge


 <State 3>: 2.00ns
ST_3: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_3: tmp_s [1/1] 0.00ns
._crit_edge:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str276)

ST_3: stg_15 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str275) nounwind

ST_3: fftPyrOut_M_real_V_read [1/1] 1.00ns
._crit_edge:3  %fftPyrOut_M_real_V_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_real_V)

ST_3: tmp [1/1] 0.00ns
._crit_edge:4  %tmp = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %fftPyrOut_M_real_V_read, i32 1, i32 9)

ST_3: fftPyrOut_M_imag_V_read [1/1] 1.00ns
._crit_edge:5  %fftPyrOut_M_imag_V_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_imag_V)

ST_3: tmp_2 [1/1] 0.00ns
._crit_edge:6  %tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %fftPyrOut_M_imag_V_read, i32 1, i32 9)

ST_3: imgInTmp2_1_addr_23940_part_se [1/1] 0.00ns
._crit_edge:7  %imgInTmp2_1_addr_23940_part_se = call i32 @_ssdm_op_BitConcatenate.i32.i9.i7.i9.i7(i9 %tmp_2, i7 0, i9 %tmp, i7 0)

ST_3: stg_21 [1/1] 1.00ns
._crit_edge:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %imgInTmp2, i32 %imgInTmp2_1_addr_23940_part_se)

ST_3: empty_76 [1/1] 0.00ns
._crit_edge:9  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str276, i32 %tmp_s)

ST_3: stg_23 [1/1] 0.00ns
._crit_edge:10  br label %0


 <State 4>: 0.00ns
ST_4: stg_24 [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
