{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666079982996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666079983000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 13:29:42 2022 " "Processing started: Tue Oct 18 13:29:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666079983000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079983000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_Generator -c PWM_Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_Generator -c PWM_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079983000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666079983289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666079983289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_Generator_Verilog_tb.sv(57) " "Verilog HDL information at PWM_Generator_Verilog_tb.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "simulation/modelsim/PWM_Generator_Verilog_tb.sv" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666079989988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/pwm_generator_verilog_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/pwm_generator_verilog_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator_Verilog_tb " "Found entity 1: PWM_Generator_Verilog_tb" {  } { { "simulation/modelsim/PWM_Generator_Verilog_tb.sv" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666079989989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079989989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \"?\", or binary operator PWM_Generator.v(36) " "Verilog HDL syntax error at PWM_Generator.v(36) near text: \")\";  expecting \":\", or \"?\", or binary operator. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1666079989990 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PWM_Generator PWM_Generator.v(21) " "Ignored design unit \"PWM_Generator\" at PWM_Generator.v(21) due to previous errors" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1666079989991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file pwm_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079989991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/output_files/PWM_Generator.map.smsg " "Generated suppressed messages file C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/output_files/PWM_Generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079990006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666079990038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 18 13:29:50 2022 " "Processing ended: Tue Oct 18 13:29:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666079990038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666079990038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666079990038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079990038 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666079990612 ""}
