# MIPS-Processor
 5 stage Pipeline in the MIPS Design with stalling operations on data hazard detection and data forwarding  
