#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  4 05:33:36 2024
# Process ID: 29432
# Current directory: E:/SoC/03_Lab03/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23468 E:\SoC\03_Lab03\Lab03\Lab03.xpr
# Log file: E:/SoC/03_Lab03/Lab03/vivado.log
# Journal file: E:/SoC/03_Lab03/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SoC/03_Lab03/Lab03/Lab03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: LED_test
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1108.891 ; gain = 172.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_test' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/LED_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'PWM_IP' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
	Parameter RESET_VALUE bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'up_counter' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (1#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_IP' (2#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LED_test' (3#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/LED_test.v:3]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[12]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[11]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[10]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[9]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[8]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[7]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[6]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[5]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[4]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1148.863 ; gain = 212.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1148.863 ; gain = 212.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1148.863 ; gain = 212.754
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal iSW[0] cannot be placed on G15 (IOB_X1Y111) because the pad is already occupied by terminal oLED[0] possibly due to user constraint [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:9]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal iSW[1] cannot be placed on P15 (IOB_X1Y52) because the pad is already occupied by terminal oLED[1] possibly due to user constraint [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal iSW[2] cannot be placed on W13 (IOB_X1Y91) because the pad is already occupied by terminal oLED[2] possibly due to user constraint [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal iSW[3] cannot be placed on T16 (IOB_X1Y82) because the pad is already occupied by terminal oLED[3] possibly due to user constraint [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:15]
Finished Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.598 ; gain = 376.488
12 Infos, 48 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1312.598 ; gain = 621.199
set_property top PWM_IP [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1338.641 ; gain = 26.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PWM_IP' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
	Parameter RESET_VALUE bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'up_counter' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (1#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_IP' (2#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[12]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[11]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[10]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[9]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[8]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[7]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[6]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[5]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[4]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.875 ; gain = 62.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.875 ; gain = 62.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.875 ; gain = 62.277
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
WARNING: [Vivado 12-584] No ports matched 'iSW[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_r'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_r'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_g'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_g'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_b'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_b'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_IP_behav -key {Behavioral:sim_1:Functional:tb_PWM_IP} -tclbatch {tb_PWM_IP.tcl} -view {E:/SoC/03_Lab03/Lab03/tb_TimerIP_behav.wcfg} -view {E:/SoC/03_Lab03/Lab03/tb_PWM_IP_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/SoC/03_Lab03/Lab03/tb_TimerIP_behav.wcfg
WARNING: Simulation object /tb_TimerIP/iRST was not found in the design.
WARNING: Simulation object /tb_TimerIP/iCLK was not found in the design.
WARNING: Simulation object /tb_TimerIP/iADR was not found in the design.
WARNING: Simulation object /tb_TimerIP/iDAT was not found in the design.
WARNING: Simulation object /tb_TimerIP/iWE was not found in the design.
WARNING: Simulation object /tb_TimerIP/iSTB was not found in the design.
WARNING: Simulation object /tb_TimerIP/oACK was not found in the design.
WARNING: Simulation object /tb_TimerIP/oDAT was not found in the design.
WARNING: Simulation object /tb_TimerIP/oTimer was not found in the design.
WARNING: Simulation object /tb_TimerIP/wSTB_Timer was not found in the design.
WARNING: Simulation object /tb_TimerIP/inst_AddrDec/BaseAddr_Timer was not found in the design.
WARNING: Simulation object /tb_TimerIP/inst_AddrDec/iADR was not found in the design.
WARNING: Simulation object /tb_TimerIP/inst_AddrDec/iSTB was not found in the design.
WARNING: Simulation object /tb_TimerIP/inst_AddrDec/oSTB_Timer was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/RESET_VALUE was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/OPTION was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/iADR was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/iDAT was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/iWE was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/iSTB was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/oACK was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/oDAT was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/oTimer was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/rCounter was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/rResetValue was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/rOption was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/rDataOut was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/rPulse was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/rToggle was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/wPulse was not found in the design.
WARNING: Simulation object /tb_TimerIP/Timer/wTimerON was not found in the design.
open_wave_config E:/SoC/03_Lab03/Lab03/tb_PWM_IP_behav.wcfg
source tb_PWM_IP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_IP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1407.414 ; gain = 11.395
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.602 ; gain = 0.000
run 1 s
$finish called at time : 6000390 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 222
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.699 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.699 ; gain = 0.000
run 1 s
$finish called at time : 6000390 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 222
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PWM_IP' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
	Parameter RESET_VALUE bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'up_counter' [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
	Parameter N bound to: 12 - type: integer 
WARNING: [Synth 8-5788] Register oOverflow_reg in module up_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:18]
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (1#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v:3]
WARNING: [Synth 8-7023] instance 'u_counter_12bit' of module 'up_counter' has 4 connections declared, but only 3 given [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:47]
INFO: [Synth 8-6155] done synthesizing module 'PWM_IP' (2#1) [E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v:3]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[12]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[11]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[10]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[9]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[8]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[7]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[6]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[5]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iADR[4]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[31]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[30]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[29]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[28]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[27]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[26]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[25]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[24]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[23]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[22]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[21]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[20]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[19]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[18]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[17]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[16]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[15]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[14]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[13]
WARNING: [Synth 8-3331] design PWM_IP has unconnected port iDAT[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1613.367 ; gain = 3.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.492 ; gain = 26.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.492 ; gain = 26.793
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
WARNING: [Vivado 12-584] No ports matched 'iSW[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSW[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[0]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[1]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[2]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED[3]'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_r'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_r'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_g'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_g'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_b'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oPWM_b'. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/SoC/03_Lab03/Lab03/Lab03.srcs/constrs_1/new/PWM.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.230 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.230 ; gain = 0.000
run 1 s
$finish called at time : 5500350 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 217
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.230 ; gain = 0.000
run 1 s
$finish called at time : 6000350 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 220
run 1 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.230 ; gain = 0.000
run 1 s
$finish called at time : 6500350 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 221
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.230 ; gain = 0.000
run 1 s
$finish called at time : 6000350 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 216
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.230 ; gain = 0.000
run 1 s
$finish called at time : 6000350 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 216
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_IP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_IP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM_IP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/03_Lab03/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0824fe6c8962483ca42537ded7bf6d7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_IP_behav xil_defaultlib.tb_PWM_IP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.PWM_IP
Compiling module xil_defaultlib.tb_PWM_IP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_IP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.230 ; gain = 0.000
run 1 s
$finish called at time : 6000350 ns : File "E:/SoC/03_Lab03/Lab03/Lab03.srcs/sim_1/new/tb_PWM_IP.v" Line 217
save_wave_config {E:/SoC/03_Lab03/Lab03/tb_PWM_IP_behav.wcfg}
save_wave_config {E:/SoC/03_Lab03/Lab03/tb_PWM_IP_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 07:32:16 2024...
