Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon May  6 21:12:30 2019
| Host         : DESKTOP-4ICLTEQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               8 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           10 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal        |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+-----------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   |                             |                                   |                2 |              2 |
|  clk_div10HZ/CLK |                             | reset_IBUF                        |                3 |              3 |
|  clk_div10HZ/CLK | score_controller_i/s_score1 | reset_IBUF                        |                1 |              4 |
|  clk_div10HZ/CLK | score_controller_i/s_score2 | reset_IBUF                        |                1 |              4 |
|  clk_IBUF_BUFG   |                             | reset_IBUF                        |                4 |              5 |
|  clk_div10HZ/CLK | score_controller_i/s_reg    | reset_IBUF                        |                8 |             16 |
|  clk_IBUF_BUFG   | clk_div100HZ/p_0_in         | clk_div10HZ/count[31]_i_1_n_0     |                8 |             31 |
|  clk_IBUF_BUFG   | clk_div100HZ/p_0_in         | clk_div100HZ/count[31]_i_1__0_n_0 |                8 |             31 |
+------------------+-----------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


