Simulation Parameters:
Trace Prefix: test_cases/c2c/c2c
Set Index Bits: 2
Associativity: 2
Block Bits: 4
Block Size (Bytes): 16
Number of Sets: 4
Cache Size (KB per core): 0.125
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Fixed Priority (Core 0 highest, Core 3 lowest) with Transaction Priority (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 4
Total Reads: 2
Total Writes: 2
Total Execution Cycles: 227
Idle Cycles: 300
Cache Misses: 2
Cache Miss Rate: 50.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 128

Core 1 Statistics:
Total Instructions: 3
Total Reads: 2
Total Writes: 1
Total Execution Cycles: 218
Idle Cycles: 309
Cache Misses: 2
Cache Miss Rate: 66.67%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 128

Core 2 Statistics:
Total Instructions: 2
Total Reads: 2
Total Writes: 0
Total Execution Cycles: 101
Idle Cycles: 426
Cache Misses: 2
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 128

Core 3 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 1
Idle Cycles: 526
Cache Misses: 2
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 128

Overall Bus Summary:
Total Bus Transactions: 8
Total Bus Traffic (Bytes): 128
