Analysis & Synthesis report for digitalClock
Tue Mar 24 15:42:30 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 10. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Mar 24 15:42:30 2009        ;
; Quartus II Version          ; 8.0 Build 231 07/10/2008 SP 1 SJ Web Edition ;
; Revision Name               ; digitalClock                                 ;
; Top-level Entity Name       ; digitalClock                                 ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 354                                          ;
; Total pins                  ; 44                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 0                                            ;
; DSP block 9-bit elements    ; N/A until Partition Merge                    ;
; Total PLLs                  ; 0                                            ;
; Total DLLs                  ; N/A until Partition Merge                    ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1C4F324C7        ;                    ;
; Top-level entity name                                        ; digitalClock       ; digitalClock       ;
; Family name                                                  ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; digitalClock.vhd                 ; yes             ; User VHDL File               ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/digitalClock.vhd           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                       ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/abs_divider.inc                                      ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                  ;
; aglobal80.inc                    ; yes             ; Megafunction                 ; c:/altera/80sp1/quartus/libraries/megafunctions/aglobal80.inc                                        ;
; db/lpm_divide_c5m.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/lpm_divide_c5m.tdf      ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/sign_div_unsign_8kh.tdf ;
; db/alt_u_div_0oe.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/alt_u_div_0oe.tdf       ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_3dc.tdf         ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_4dc.tdf         ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_5dc.tdf         ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf         ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_7dc.tdf         ;
; db/lpm_divide_gtl.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/lpm_divide_gtl.tdf      ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/sign_div_unsign_akh.tdf ;
; db/alt_u_div_3oe.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/alt_u_div_3oe.tdf       ;
; db/lpm_divide_d5m.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/lpm_divide_d5m.tdf      ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/sign_div_unsign_9kh.tdf ;
; db/alt_u_div_2oe.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/alt_u_div_2oe.tdf       ;
; db/lpm_divide_itl.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/lpm_divide_itl.tdf      ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/sign_div_unsign_bkh.tdf ;
; db/alt_u_div_6oe.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/alt_u_div_6oe.tdf       ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_8dc.tdf         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 354   ;
;     -- Combinational with no register       ; 264   ;
;     -- Register only                        ; 1     ;
;     -- Combinational with a register        ; 89    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 99    ;
;     -- 3 input functions                    ; 63    ;
;     -- 2 input functions                    ; 131   ;
;     -- 1 input functions                    ; 60    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 236   ;
;     -- arithmetic mode                      ; 118   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 49    ;
;     -- asynchronous clear/load mode         ; 17    ;
;                                             ;       ;
; Total registers                             ; 90    ;
; Total logic cells in carry chains           ; 151   ;
; I/O pins                                    ; 44    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 73    ;
; Total fan-out                               ; 1116  ;
; Average fan-out                             ; 2.80  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |digitalClock                          ; 354 (172)   ; 90           ; 0           ; 44   ; 0            ; 264 (82)     ; 1 (1)             ; 89 (89)          ; 151 (49)        ; 0 (0)      ; |digitalClock                                                                                                                       ; work         ;
;    |lpm_divide:Div0|                   ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div0                                                                                                       ; work         ;
;       |lpm_divide_c5m:auto_generated|  ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_8kh:divider| ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider                                             ; work         ;
;             |alt_u_div_0oe:divider|    ; 19 (8)      ; 0            ; 0           ; 0    ; 0            ; 19 (8)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider                       ; work         ;
;                |add_sub_6dc:add_sub_3| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;    |lpm_divide:Div1|                   ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div1                                                                                                       ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_9kh:divider| ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;             |alt_u_div_2oe:divider|    ; 32 (14)     ; 0            ; 0           ; 0    ; 0            ; 32 (14)      ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                       ; work         ;
;                |add_sub_6dc:add_sub_3| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;                |add_sub_7dc:add_sub_5| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5 ; work         ;
;    |lpm_divide:Div2|                   ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div2                                                                                                       ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_9kh:divider| ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;             |alt_u_div_2oe:divider|    ; 32 (14)     ; 0            ; 0           ; 0    ; 0            ; 32 (14)      ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                       ; work         ;
;                |add_sub_6dc:add_sub_3| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;                |add_sub_7dc:add_sub_5| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5 ; work         ;
;    |lpm_divide:Mod0|                   ; 23 (0)      ; 0            ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod0                                                                                                       ; work         ;
;       |lpm_divide_gtl:auto_generated|  ; 23 (0)      ; 0            ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_akh:divider| ; 23 (0)      ; 0            ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;             |alt_u_div_3oe:divider|    ; 23 (10)     ; 0            ; 0           ; 0    ; 0            ; 23 (10)      ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider                       ; work         ;
;                |add_sub_6dc:add_sub_3| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;    |lpm_divide:Mod1|                   ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod1                                                                                                       ; work         ;
;       |lpm_divide_itl:auto_generated|  ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_bkh:divider| ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider                                             ; work         ;
;             |alt_u_div_6oe:divider|    ; 38 (17)     ; 0            ; 0           ; 0    ; 0            ; 38 (17)      ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider                       ; work         ;
;                |add_sub_6dc:add_sub_3| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;                |add_sub_8dc:add_sub_5| ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5 ; work         ;
;    |lpm_divide:Mod2|                   ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod2                                                                                                       ; work         ;
;       |lpm_divide_itl:auto_generated|  ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_bkh:divider| ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider                                             ; work         ;
;             |alt_u_div_6oe:divider|    ; 38 (17)     ; 0            ; 0           ; 0    ; 0            ; 38 (17)      ; 0 (0)             ; 0 (0)            ; 21 (0)          ; 0 (0)      ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider                       ; work         ;
;                |add_sub_6dc:add_sub_3| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;                |add_sub_8dc:add_sub_5| ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5 ; work         ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; seg_hour0[6]~reg0                     ; Merged with seg_hour0[3]~reg0          ;
; seg_hour0[5]~reg0                     ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 90    ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_c5m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 15:42:19 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digitalClock -c digitalClock
Info: Found 2 design units, including 1 entities, in source file digitalClock.vhd
    Info: Found design unit 1: digitalClock-digitalClock_arch
    Info: Found entity 1: digitalClock
Info: Elaborating entity "digitalClock" for the top level hierarchy
Info: Inferred 6 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_c5m.tdf
    Info: Found entity 1: lpm_divide_c5m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info: Found entity 1: sign_div_unsign_8kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0oe.tdf
    Info: Found entity 1: alt_u_div_0oe
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf
    Info: Found entity 1: lpm_divide_gtl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_3oe.tdf
    Info: Found entity 1: alt_u_div_3oe
Info: Elaborated megafunction instantiation "lpm_divide:Div1"
Info: Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "6"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf
    Info: Found entity 1: lpm_divide_d5m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info: Found entity 1: sign_div_unsign_9kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2oe.tdf
    Info: Found entity 1: alt_u_div_2oe
Info: Elaborated megafunction instantiation "lpm_divide:Mod1"
Info: Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "6"
    Info: Parameter "LPM_WIDTHD" = "6"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info: Found entity 1: lpm_divide_itl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf
    Info: Found entity 1: alt_u_div_6oe
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "seg_hour0[6]~reg0" merged to single register "seg_hour0[3]~reg0"
Warning (14131): Reduced register "seg_hour0[5]~reg0" with stuck data_in port to stuck value VCC -- power-up level has changed
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_hour0[5]" is stuck at VCC
Info: Implemented 398 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 42 output pins
    Info: Implemented 354 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Tue Mar 24 15:42:30 2009
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


