{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711547628449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711547628449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 17:53:48 2024 " "Processing started: Wed Mar 27 17:53:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711547628449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711547628449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder1 -c Decoder1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder1 -c Decoder1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711547628449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711547628902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711547628902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_24.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_24 " "Found entity 1: decoder_24" {  } { { "decoder_24.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711547634748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711547634748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_24_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_24_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_24_tb " "Found entity 1: decoder_24_tb" {  } { { "decoder_24_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711547634749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711547634749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_24_tb " "Elaborating entity \"decoder_24_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711547634800 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "decoder_24_tb.v(22) " "Verilog HDL warning at decoder_24_tb.v(22): ignoring unsupported system task" {  } { { "decoder_24_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v" 22 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1711547634800 "|decoder_24_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_24 decoder_24:uut " "Elaborating entity \"decoder_24\" for hierarchy \"decoder_24:uut\"" {  } { { "decoder_24_tb.v" "uut" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24_tb.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711547634801 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_24.v(7) " "Verilog HDL Always Construct warning at decoder_24.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_24.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711547634802 "|decoder_24_tb|decoder_24:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_24.v(8) " "Inferred latch for \"out\[0\]\" at decoder_24.v(8)" {  } { { "decoder_24.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711547634802 "|decoder_24_tb|decoder_24:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_24.v(8) " "Inferred latch for \"out\[1\]\" at decoder_24.v(8)" {  } { { "decoder_24.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711547634802 "|decoder_24_tb|decoder_24:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_24.v(8) " "Inferred latch for \"out\[2\]\" at decoder_24.v(8)" {  } { { "decoder_24.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711547634802 "|decoder_24_tb|decoder_24:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_24.v(8) " "Inferred latch for \"out\[3\]\" at decoder_24.v(8)" {  } { { "decoder_24.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder/decoder_24.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711547634802 "|decoder_24_tb|decoder_24:uut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711547634821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 17:53:54 2024 " "Processing ended: Wed Mar 27 17:53:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711547634821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711547634821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711547634821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711547634821 ""}
