var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"LDR","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Main file","code":"/*\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include <stddef.h>\r\n#include <stdio.h>            /* This example main program uses printf/fflush */\r\n#include \"LDR.h\"                       /* Model header file */\r\n\r\n/*\r\n * Associating rt_OneStep with a real-time clock or interrupt service routine\r\n * is what makes the generated code \"real-time\".  The function rt_OneStep is\r\n * always associated with the base rate of the model.  Subrates are managed\r\n * by the base rate from inside the generated code.  Enabling/disabling\r\n * interrupts and floating point context switches are target specific.  This\r\n * example code indicates where these should take place relative to executing\r\n * the generated code step function.  Overrun behavior should be tailored to\r\n * your application needs.  This example simply sets an error status in the\r\n * real-time model and returns from rt_OneStep.\r\n */\r\nvoid rt_OneStep(void);\r\nvoid rt_OneStep(void)\r\n{\r\n  static boolean_T OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n\r\n  /* Check for overrun */\r\n  if (OverrunFlag) {\r\n    return;\r\n  }\r\n\r\n  OverrunFlag = true;\r\n\r\n  /* Save FPU context here (if necessary) */\r\n  /* Re-enable timer or interrupt here */\r\n  /* Set model inputs here */\r\n\r\n  /* Step the model */\r\n  LDR_step();\r\n\r\n  /* Get model outputs here */\r\n\r\n  /* Indicate task complete */\r\n  OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n  /* Restore FPU context here (if necessary) */\r\n  /* Enable interrupts here */\r\n}\r\n\r\n/*\r\n * The example main function illustrates what is required by your\r\n * application code to initialize, execute, and terminate the generated code.\r\n * Attaching rt_OneStep to a real-time clock is target specific. This example\r\n * illustrates how you do this relative to initializing the model.\r\n */\r\nint_T main(int_T argc, const char *argv[])\r\n{\r\n  /* Unused arguments */\r\n  (void)(argc);\r\n  (void)(argv);\r\n\r\n  /* Initialize model */\r\n  LDR_initialize();\r\n\r\n  /* Attach rt_OneStep to a timer or interrupt service routine with\r\n   * period 0.01 seconds (base rate of the model) here.\r\n   * The call syntax for rt_OneStep is\r\n   *\r\n   *  rt_OneStep();\r\n   */\r\n  printf(\"Warning: The simulation will run forever. \"\r\n         \"Generated ERT main won't simulate model step behavior. \"\r\n         \"To change this behavior select the 'MAT-file logging' option.\\n\");\r\n  fflush((NULL));\r\n  while (1) {\r\n    /*  Perform application tasks here */\r\n  }\r\n\r\n  /* The option 'Remove error status field in real-time model data structure'\r\n   * is selected, therefore the following code does not need to execute.\r\n   */\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"LDR.c","type":"source","group":"model","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: LDR.c\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"LDR.h\"\r\n#include \"lampLogicFunc.h\"\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nExtY rtY;\r\n\r\n/* Model step function */\r\nvoid LDR_step(void)\r\n{\r\n  /* Outputs for Atomic SubSystem: '<Root>/lampLogicFunc' */\r\n\r\n  /* Inport: '<Root>/ADCreading_u16' incorporates:\r\n   *  Outport: '<Root>/firstLamp_B'\r\n   *  Outport: '<Root>/secondLamp_B'\r\n   *  Outport: '<Root>/thirdLamp_B'\r\n   */\r\n  lampLogicFunc(rtU.ADCreading_u16, &rtY.firstLamp_B, &rtY.secondLamp_B,\r\n                &rtY.thirdLamp_B);\r\n\r\n  /* End of Outputs for SubSystem: '<Root>/lampLogicFunc' */\r\n}\r\n\r\n/* Model initialize function */\r\nvoid LDR_initialize(void)\r\n{\r\n  /* (no initialization code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"LDR.h","type":"header","group":"model","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: LDR.h\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef LDR_h_\r\n#define LDR_h_\r\n#ifndef LDR_COMMON_INCLUDES_\r\n#define LDR_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                                 /* LDR_COMMON_INCLUDES_ */\r\n\r\n#include \"LDR_types.h\"\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  uint16_T ADCreading_u16;             /* '<Root>/ADCreading_u16' */\r\n} ExtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  boolean_T firstLamp_B;               /* '<Root>/firstLamp_B' */\r\n  boolean_T secondLamp_B;              /* '<Root>/secondLamp_B' */\r\n  boolean_T thirdLamp_B;               /* '<Root>/thirdLamp_B' */\r\n} ExtY;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nextern ExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nextern ExtY rtY;\r\n\r\n/* Model entry point functions */\r\nextern void LDR_initialize(void);\r\nextern void LDR_step(void);\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'LDR'\r\n * '<S1>'   : 'LDR/lampLogicFunc'\r\n * '<S2>'   : 'LDR/lampLogicFunc/Truth Table'\r\n */\r\n#endif                                 /* LDR_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"LDR_private.h","type":"header","group":"model","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: LDR_private.h\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef LDR_private_h_\r\n#define LDR_private_h_\r\n#include \"rtwtypes.h\"\r\n#include \"LDR_types.h\"\r\n#endif                                 /* LDR_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"LDR_types.h","type":"header","group":"model","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: LDR_types.h\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef LDR_types_h_\r\n#define LDR_types_h_\r\n#endif                                 /* LDR_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"lampLogicFunc.c","type":"source","group":"subsystem","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Subsystem files","code":"/*\r\n * File: lampLogicFunc.c\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"rtwtypes.h\"\r\n#include \"lampLogicFunc.h\"\r\n\r\n/* Output and update for atomic system: '<Root>/lampLogicFunc' */\r\nvoid lampLogicFunc(uint16_T rtu_ADCreading_u16, boolean_T *rty_firstLamp_B,\r\n                   boolean_T *rty_secondLamp_B, boolean_T *rty_thirdLamp_B)\r\n{\r\n  uint8_T rtb_Divide;\r\n\r\n  /* Product: '<S1>/Divide' incorporates:\r\n   *  Constant: '<S1>/Constant'\r\n   *  Gain: '<S1>/Gain1'\r\n   */\r\n  rtb_Divide = (uint8_T)(100UL * rtu_ADCreading_u16 / 1023UL);\r\n\r\n  /* Truth Table: '<S1>/Truth Table' */\r\n  /*  Example condition 1 */\r\n  /*  Example condition 2 */\r\n  /*  Condition #3 */\r\n  if (rtb_Divide > 60) {\r\n    /*  Example action 1 called from D1 & D2 column in condition table */\r\n    *rty_firstLamp_B = true;\r\n    *rty_secondLamp_B = true;\r\n    *rty_thirdLamp_B = true;\r\n  } else if (rtb_Divide > 40) {\r\n    *rty_firstLamp_B = true;\r\n    *rty_secondLamp_B = true;\r\n    *rty_thirdLamp_B = false;\r\n  } else if (rtb_Divide > 20) {\r\n    /*  Example action 2 called from D3 column in condition table */\r\n    *rty_firstLamp_B = true;\r\n    *rty_secondLamp_B = false;\r\n    *rty_thirdLamp_B = false;\r\n  } else {\r\n    /*  Default */\r\n    *rty_firstLamp_B = false;\r\n    *rty_secondLamp_B = false;\r\n    *rty_thirdLamp_B = false;\r\n  }\r\n\r\n  /* End of Truth Table: '<S1>/Truth Table' */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"lampLogicFunc.h","type":"header","group":"subsystem","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Subsystem files","code":"/*\r\n * File: lampLogicFunc.h\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef lampLogicFunc_h_\r\n#define lampLogicFunc_h_\r\n#ifndef LDR_COMMON_INCLUDES_\r\n#define LDR_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                                 /* LDR_COMMON_INCLUDES_ */\r\n\r\nextern void lampLogicFunc(uint16_T rtu_ADCreading_u16, boolean_T\r\n  *rty_firstLamp_B, boolean_T *rty_secondLamp_B, boolean_T *rty_thirdLamp_B);\r\n\r\n#endif                                 /* lampLogicFunc_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'LDR'.\r\n *\r\n * Model version                  : 1.10\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue May 20 18:34:20 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Atmel->AVR (8-bit)\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: Atmel->AVR (8-bit)\r\n *   Number of bits:     char:   8    short:   16    int:  16\r\n *                       long:  32    long long:  64\r\n *                       native word size:  16\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef int int16_T;\r\ntypedef unsigned int uint16_T;\r\ntypedef long int32_T;\r\ntypedef unsigned long uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           ulong_T, ulonglong_T.                           *\r\n *===========================================================================*/\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647L))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647L-1L))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFUL))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"cm":{"GlobalVarInfo":[{"Name":"rtU","Size":2,"File":["D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw\\LDR.c"],"IsStatic":false,"IsBitField":false,"IsExported":true,"UseCount":1,"Members":{"Name":"ADCreading_u16","File":2,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":1,"Members":[],"UseInFunctions":{"FunctionName":"LDR_step","UseCount":1}},"UseInFunctions":{"FunctionName":"LDR_step","UseCount":1}},{"Name":"rtY","Size":3,"File":["D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw\\LDR.c"],"IsStatic":false,"IsBitField":false,"IsExported":true,"UseCount":3,"Members":[{"Name":"firstLamp_B","File":2,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":1,"Members":[],"UseInFunctions":{"FunctionName":"LDR_step","UseCount":1}},{"Name":"secondLamp_B","File":2,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":1,"Members":[],"UseInFunctions":{"FunctionName":"LDR_step","UseCount":1}},{"Name":"thirdLamp_B","File":2,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":1,"Members":[],"UseInFunctions":{"FunctionName":"LDR_step","UseCount":1}}],"UseInFunctions":{"FunctionName":"LDR_step","UseCount":3}}],"GlobalConstInfo":[],"FcnInfo":[{"Name":"LDR_initialize","UniqueKey":"$LDR_initialize","Idx":1,"NumCommentLines":1,"NumTotalLines":4,"NumCodeLines":0,"Callee":[],"Caller":[],"Stack":0,"HasDefinition":1,"File":["D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw\\LDR.c"],"IsStatic":0,"Complexity":1,"StackTotal":0,"CalleeIdx":[]},{"Name":"LDR_step","UniqueKey":"$LDR_step","Idx":2,"NumCommentLines":7,"NumTotalLines":14,"NumCodeLines":2,"Callee":{"Name":"lampLogicFunc","Weight":1},"Caller":[],"Stack":0,"HasDefinition":1,"File":["D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw\\LDR.c"],"IsStatic":0,"Complexity":1,"StackTotal":9,"CalleeIdx":3},{"Name":"lampLogicFunc","UniqueKey":"$lampLogicFunc","Idx":3,"NumCommentLines":12,"NumTotalLines":38,"NumCodeLines":19,"Callee":[],"Caller":{"Name":"LDR_step","Weight":1},"Stack":9,"HasDefinition":1,"File":["D:\\ME\\Career\\04.MBD\\Projects\\hardware\\ATmega32\\tut04_LDR\\LDR_ert_rtw\\lampLogicFunc.c"],"IsStatic":0,"Complexity":4,"StackTotal":9,"CalleeIdx":[]}]},"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true,"showProtectedV2Report":true}};