<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Streamer
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jul 13 17:25:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2261 items scored, 0 timing errors detected.
Report:  162.048MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            193 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            9 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.094ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_93 to UART_Packets_Inst/UART_Inst/SLICE_87 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.829ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_93 to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *t/SLICE_93.Q0 UART_Packets_Inst/UART_Inst/SLICE_93 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_93.Q0 to */SLICE_177.B0 UART_Packets_Inst/UART_Inst/rxClkCount[6]
CTOF_DEL    ---     0.238 */SLICE_177.B0 to */SLICE_177.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1   e 0.908 */SLICE_177.F0 to */SLICE_166.B1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238 */SLICE_166.B1 to */SLICE_166.F1 UART_Packets_Inst/UART_Inst/SLICE_166
ROUTE        15   e 0.908 */SLICE_166.F1 to */SLICE_163.C1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238 */SLICE_163.C1 to */SLICE_163.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5   e 0.908 */SLICE_163.F1 to */SLICE_182.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238 */SLICE_182.B0 to */SLICE_182.F0 UART_Packets_Inst/SLICE_182
ROUTE         1   e 0.908 */SLICE_182.F0 to *t/SLICE_87.D1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 *t/SLICE_87.D1 to *t/SLICE_87.F1 UART_Packets_Inst/UART_Inst/SLICE_87
ROUTE         1   e 0.001 *t/SLICE_87.F1 to */SLICE_87.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Report:  162.048MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            193 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_119 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_170.B1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_170.B1 to */SLICE_170.F1 UART_Packets_Inst/SLICE_170
ROUTE         6   e 0.908 */SLICE_170.F1 to */SLICE_171.B0 UART_Packets_Inst/N_288
CTOF_DEL    ---     0.238 */SLICE_171.B0 to */SLICE_171.F0 UART_Packets_Inst/SLICE_171
ROUTE         1   e 0.908 */SLICE_171.F0 to */SLICE_119.C0 UART_Packets_Inst/UART_TxData_12_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_119.C0 to */SLICE_119.F0 UART_Packets_Inst/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 UART_Packets_Inst/UART_TxData_12[6] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_117 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_170.B1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_170.B1 to */SLICE_170.F1 UART_Packets_Inst/SLICE_170
ROUTE         6   e 0.908 */SLICE_170.F1 to */SLICE_181.A0 UART_Packets_Inst/N_288
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 UART_Packets_Inst/SLICE_181
ROUTE         1   e 0.908 */SLICE_181.F0 to */SLICE_117.C1 UART_Packets_Inst/UART_TxData_12_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_117.C1 to */SLICE_117.F1 UART_Packets_Inst/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 UART_Packets_Inst/UART_TxData_12[3] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_119 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_170.B1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_170.B1 to */SLICE_170.F1 UART_Packets_Inst/SLICE_170
ROUTE         6   e 0.908 */SLICE_170.F1 to */SLICE_180.A1 UART_Packets_Inst/N_288
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 UART_Packets_Inst/SLICE_180
ROUTE         1   e 0.908 */SLICE_180.F1 to */SLICE_119.C1 UART_Packets_Inst/UART_TxData_12_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_119.C1 to */SLICE_119.F1 UART_Packets_Inst/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F1 to *SLICE_119.DI1 UART_Packets_Inst/UART_TxData_12[7] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_118 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_171.B1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_171.B1 to */SLICE_171.F1 UART_Packets_Inst/SLICE_171
ROUTE         2   e 0.908 */SLICE_171.F1 to */SLICE_170.A0 UART_Packets_Inst/N_287
CTOF_DEL    ---     0.238 */SLICE_170.A0 to */SLICE_170.F0 UART_Packets_Inst/SLICE_170
ROUTE         1   e 0.908 */SLICE_170.F0 to */SLICE_118.C0 UART_Packets_Inst/UART_TxData_12_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_118.C0 to */SLICE_118.F0 UART_Packets_Inst/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 UART_Packets_Inst/UART_TxData_12[4] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_121 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_173.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_173.D1 to */SLICE_173.F1 UART_Packets_Inst/SLICE_173
ROUTE         1   e 0.908 */SLICE_173.F1 to */SLICE_168.D0 UART_Packets_Inst/rxState_srsts_i_a2_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_168.D0 to */SLICE_168.F0 UART_Packets_Inst/SLICE_168
ROUTE         2   e 0.908 */SLICE_168.F0 to */SLICE_121.B0 UART_Packets_Inst/N_112
CTOF_DEL    ---     0.238 */SLICE_121.B0 to */SLICE_121.F0 UART_Packets_Inst/SLICE_121
ROUTE         1   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 UART_Packets_Inst/N_82_i (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_121 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_173.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_173.D1 to */SLICE_173.F1 UART_Packets_Inst/SLICE_173
ROUTE         1   e 0.908 */SLICE_173.F1 to */SLICE_168.D0 UART_Packets_Inst/rxState_srsts_i_a2_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_168.D0 to */SLICE_168.F0 UART_Packets_Inst/SLICE_168
ROUTE         2   e 0.908 */SLICE_168.F0 to */SLICE_121.A1 UART_Packets_Inst/N_112
CTOF_DEL    ---     0.238 */SLICE_121.A1 to */SLICE_121.F1 UART_Packets_Inst/SLICE_121
ROUTE         1   e 0.001 */SLICE_121.F1 to *SLICE_121.DI1 UART_Packets_Inst/N_40s (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_118 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_170.B1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_170.B1 to */SLICE_170.F1 UART_Packets_Inst/SLICE_170
ROUTE         6   e 0.908 */SLICE_170.F1 to */SLICE_169.A0 UART_Packets_Inst/N_288
CTOF_DEL    ---     0.238 */SLICE_169.A0 to */SLICE_169.F0 UART_Packets_Inst/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F0 to */SLICE_118.C1 UART_Packets_Inst/UART_TxData_12_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 UART_Packets_Inst/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F1 to *SLICE_118.DI1 UART_Packets_Inst/UART_TxData_12[5] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipnReset to UART_Packets_Inst/SLICE_116 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_170.B1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_170.B1 to */SLICE_170.F1 UART_Packets_Inst/SLICE_170
ROUTE         6   e 0.908 */SLICE_170.F1 to */SLICE_180.A0 UART_Packets_Inst/N_288
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 UART_Packets_Inst/SLICE_180
ROUTE         1   e 0.908 */SLICE_180.F0 to */SLICE_116.C1 UART_Packets_Inst/UART_TxData_12_0_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_116.C1 to */SLICE_116.F1 UART_Packets_Inst/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F1 to *SLICE_116.DI1 UART_Packets_Inst/UART_TxData_12[1] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.379ns delay ipnReset to RegistersControl_Inst/SLICE_40 (4.153ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.908 */SLICE_157.F1 to */SLICE_159.C0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_159.C0 to */SLICE_159.F0 RegistersControl_Inst/SLICE_159
ROUTE         1   e 0.908 */SLICE_159.F0 to *t/SLICE_40.CE RegistersControl_Inst/un1_ipReset_2_i (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.150ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_104 (4.073ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *t/SLICE_8.FCI to *st/SLICE_8.F1 UART_Packets_Inst/UART_Inst/SLICE_8
ROUTE         1   e 0.908 *st/SLICE_8.F1 to */SLICE_104.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 UART_Packets_Inst/UART_Inst/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    4.073   (55.3% logic, 44.7% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.148ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_104 (4.071ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *t/SLICE_8.FCI to *t/SLICE_8.FCO UART_Packets_Inst/UART_Inst/SLICE_8
ROUTE         1   e 0.001 *t/SLICE_8.FCO to *t/SLICE_7.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *t/SLICE_7.FCI to *st/SLICE_7.F0 UART_Packets_Inst/UART_Inst/SLICE_7
ROUTE         1   e 0.908 *st/SLICE_7.F0 to */SLICE_104.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_104.A1 to */SLICE_104.F1 UART_Packets_Inst/UART_Inst/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F1 to *SLICE_104.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    4.071   (55.2% logic, 44.8% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.082ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_103 (4.005ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *t/SLICE_9.FCI to *st/SLICE_9.F1 UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.908 *st/SLICE_9.F1 to */SLICE_103.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 UART_Packets_Inst/UART_Inst/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    4.005   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.080ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_103 (4.003ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *t/SLICE_8.FCI to *st/SLICE_8.F0 UART_Packets_Inst/UART_Inst/SLICE_8
ROUTE         1   e 0.908 *st/SLICE_8.F0 to */SLICE_103.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 UART_Packets_Inst/UART_Inst/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    4.003   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.014ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_102 (3.937ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_10.FCI to *t/SLICE_10.F1 UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.908 *t/SLICE_10.F1 to */SLICE_102.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_102.A0 to */SLICE_102.F0 UART_Packets_Inst/UART_Inst/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F0 to *SLICE_102.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.937   (53.8% logic, 46.2% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    4.012ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_102 (3.935ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *t/SLICE_9.FCI to *st/SLICE_9.F0 UART_Packets_Inst/UART_Inst/SLICE_9
ROUTE         1   e 0.908 *st/SLICE_9.F0 to */SLICE_102.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_102.A1 to */SLICE_102.F1 UART_Packets_Inst/UART_Inst/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F1 to *SLICE_102.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.935   (53.7% logic, 46.3% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.946ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_101 (3.869ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_11.FCI to *t/SLICE_11.F1 UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.908 *t/SLICE_11.F1 to */SLICE_101.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_101.A0 to */SLICE_101.F0 UART_Packets_Inst/UART_Inst/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.869   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.944ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_101 (3.867ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_10.FCI to *t/SLICE_10.F0 UART_Packets_Inst/UART_Inst/SLICE_10
ROUTE         1   e 0.908 *t/SLICE_10.F0 to */SLICE_101.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_101.A1 to */SLICE_101.F1 UART_Packets_Inst/UART_Inst/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.867   (53.0% logic, 47.0% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.876ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_100 (3.799ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_11.FCI to *t/SLICE_11.F0 UART_Packets_Inst/UART_Inst/SLICE_11
ROUTE         1   e 0.908 *t/SLICE_11.F0 to */SLICE_100.A1 UART_Packets_Inst/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_100.A1 to */SLICE_100.F1 UART_Packets_Inst/UART_Inst/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F1 to *SLICE_100.DI1 UART_Packets_Inst/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.799   (52.1% logic, 47.9% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_50 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_50.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_80 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_80.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_82 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_82.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_46 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_46.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_52 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_52.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_48 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_48.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_51 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_51.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_45 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_45.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_49 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_49.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_47 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_47.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_79 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_79.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_42 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_42.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_81 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_81.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_43 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_43.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_44 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_44.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipnReset to RegistersControl_Inst/SLICE_41 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_157.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_157.C1 to */SLICE_157.F1 RegistersControl_Inst/SLICE_157
ROUTE         2   e 0.232 */SLICE_157.F1 to */SLICE_157.B0 RegistersControl_Inst/N_190
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 RegistersControl_Inst/SLICE_157
ROUTE        16   e 0.908 */SLICE_157.F0 to *t/SLICE_41.CE RegistersControl_Inst/un1_ipReset_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.452ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_100 (3.375ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_12.B0 ipnReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_12.B0 to *t/SLICE_12.F1 UART_Packets_Inst/UART_Inst/SLICE_12
ROUTE         1   e 0.908 *t/SLICE_12.F1 to */SLICE_100.A0 UART_Packets_Inst/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_100.A0 to */SLICE_100.F0 UART_Packets_Inst/UART_Inst/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F0 to *SLICE_100.DI0 UART_Packets_Inst/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.375   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_85 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_211.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_211.B0 to */SLICE_211.F0 UART_Packets_Inst/SLICE_211
ROUTE         3   e 0.908 */SLICE_211.F0 to */SLICE_85.LSR UART_Packets_Inst/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_142 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_211.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_211.B0 to */SLICE_211.F0 UART_Packets_Inst/SLICE_211
ROUTE         3   e 0.908 */SLICE_211.F0 to *SLICE_142.LSR UART_Packets_Inst/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_114 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_166.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_166.C0 to */SLICE_166.F0 UART_Packets_Inst/UART_Inst/SLICE_166
ROUTE         1   e 0.908 */SLICE_166.F0 to *SLICE_114.LSR UART_Packets_Inst/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/SLICE_84 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_211.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_211.B0 to */SLICE_211.F0 UART_Packets_Inst/SLICE_211
ROUTE         3   e 0.908 */SLICE_211.F0 to */SLICE_84.LSR UART_Packets_Inst/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_89 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_165.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C0 to */SLICE_165.F0 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2   e 0.908 */SLICE_165.F0 to */SLICE_89.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_86 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_177.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_177.A1 to */SLICE_177.F1 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         2   e 0.908 */SLICE_177.F1 to */SLICE_86.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_88 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_165.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C0 to */SLICE_165.F0 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2   e 0.908 */SLICE_165.F0 to */SLICE_88.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_87 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_177.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_177.A1 to */SLICE_177.F1 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         2   e 0.908 */SLICE_177.F1 to */SLICE_87.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_96 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_163.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4   e 0.908 */SLICE_163.F0 to *t/SLICE_96.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_133 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_206.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_Inst/SLICE_206
ROUTE         4   e 0.908 */SLICE_206.F0 to */SLICE_133.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_139 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_207.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_Inst/SLICE_207
ROUTE         4   e 0.908 */SLICE_207.F0 to */SLICE_139.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_132 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_142.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_Inst/SLICE_142
ROUTE         4   e 0.908 */SLICE_142.F1 to */SLICE_132.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_111 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_114.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         5   e 0.908 */SLICE_114.F0 to */SLICE_111.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_135 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_206.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_Inst/SLICE_206
ROUTE         4   e 0.908 */SLICE_206.F0 to */SLICE_135.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_98 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_163.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4   e 0.908 */SLICE_163.F0 to *t/SLICE_98.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_142 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_205.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_205.B0 to */SLICE_205.F0 UART_Packets_Inst/SLICE_205
ROUTE         2   e 0.908 */SLICE_205.F0 to */SLICE_142.CE UART_Packets_Inst/N_118_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_110 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_114.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         5   e 0.908 */SLICE_114.F0 to */SLICE_110.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_56 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 RegistersControl_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to *t/SLICE_56.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_127 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_182.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_Inst/SLICE_182
ROUTE         5   e 0.908 */SLICE_182.F1 to */SLICE_127.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_55 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 RegistersControl_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to *t/SLICE_55.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_18 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_182.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_Inst/SLICE_182
ROUTE         5   e 0.908 */SLICE_182.F1 to *t/SLICE_18.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_129 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_142.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_Inst/SLICE_142
ROUTE         4   e 0.908 */SLICE_142.F1 to */SLICE_129.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_116 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_120.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_120.D1 to */SLICE_120.F1 UART_Packets_Inst/SLICE_120
ROUTE         5   e 0.908 */SLICE_120.F1 to */SLICE_116.CE UART_Packets_Inst/un1_UART_TxSend_0_sqmuxa_1_0_0_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_130 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_142.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_Inst/SLICE_142
ROUTE         4   e 0.908 */SLICE_142.F1 to */SLICE_130.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_117 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_120.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_120.D1 to */SLICE_120.F1 UART_Packets_Inst/SLICE_120
ROUTE         5   e 0.908 */SLICE_120.F1 to */SLICE_117.CE UART_Packets_Inst/un1_UART_TxSend_0_sqmuxa_1_0_0_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_137 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_205.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_205.B0 to */SLICE_205.F0 UART_Packets_Inst/SLICE_205
ROUTE         2   e 0.908 */SLICE_205.F0 to */SLICE_137.CE UART_Packets_Inst/N_118_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_17 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_182.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_Inst/SLICE_182
ROUTE         5   e 0.908 */SLICE_182.F1 to *t/SLICE_17.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_119 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_120.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_120.D1 to */SLICE_120.F1 UART_Packets_Inst/SLICE_120
ROUTE         5   e 0.908 */SLICE_120.F1 to */SLICE_119.CE UART_Packets_Inst/un1_UART_TxSend_0_sqmuxa_1_0_0_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_105 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_175.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_175.C1 to */SLICE_175.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4   e 0.908 */SLICE_175.F1 to */SLICE_105.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_107 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_175.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_175.C1 to */SLICE_175.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4   e 0.908 */SLICE_175.F1 to */SLICE_107.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_108 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_175.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_175.C1 to */SLICE_175.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4   e 0.908 */SLICE_175.F1 to */SLICE_108.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_152 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_152.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_19 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_182.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_Inst/SLICE_182
ROUTE         5   e 0.908 */SLICE_182.F1 to *t/SLICE_19.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_95 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_163.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4   e 0.908 */SLICE_163.F0 to *t/SLICE_95.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_212 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_176.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_176.C1 to */SLICE_176.F1 UART_Packets_Inst/UART_Inst/SLICE_176
ROUTE         1   e 0.908 */SLICE_176.F1 to */SLICE_212.CE UART_Packets_Inst/UART_Inst/N_37 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_153 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_153.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_155 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_197.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_197.C0 to */SLICE_197.F0 RegistersControl_Inst/SLICE_197
ROUTE         4   e 0.908 */SLICE_197.F0 to */SLICE_155.CE RegistersControl_Inst/opWrData_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_57 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 RegistersControl_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to *t/SLICE_57.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_20 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_182.A1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_Inst/SLICE_182
ROUTE         5   e 0.908 */SLICE_182.F1 to *t/SLICE_20.CE UART_Packets_Inst/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_131 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_142.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_Inst/SLICE_142
ROUTE         4   e 0.908 */SLICE_142.F1 to */SLICE_131.CE UART_Packets_Inst/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_118 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_120.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_120.D1 to */SLICE_120.F1 UART_Packets_Inst/SLICE_120
ROUTE         5   e 0.908 */SLICE_120.F1 to */SLICE_118.CE UART_Packets_Inst/un1_UART_TxSend_0_sqmuxa_1_0_0_o2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_106 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_175.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_175.C1 to */SLICE_175.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4   e 0.908 */SLICE_175.F1 to */SLICE_106.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_54 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_196.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 RegistersControl_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to *t/SLICE_54.CE RegistersControl_Inst/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_138 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_207.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_Inst/SLICE_207
ROUTE         4   e 0.908 */SLICE_207.F0 to */SLICE_138.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_146 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_146.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_128 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_204.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_204.B0 to */SLICE_204.F0 UART_Packets_Inst/SLICE_204
ROUTE         1   e 0.908 */SLICE_204.F0 to */SLICE_128.CE UART_Packets_Inst/N_253_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_148 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_148.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_134 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_206.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_Inst/SLICE_206
ROUTE         4   e 0.908 */SLICE_206.F0 to */SLICE_134.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_149 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_149.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_97 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_163.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4   e 0.908 */SLICE_163.F0 to *t/SLICE_97.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_150 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_150.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_140 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_207.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_Inst/SLICE_207
ROUTE         4   e 0.908 */SLICE_207.F0 to */SLICE_140.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_136 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_206.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_Inst/SLICE_206
ROUTE         4   e 0.908 */SLICE_206.F0 to */SLICE_136.CE UART_Packets_Inst/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_114 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_162.A0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_162.A0 to */SLICE_162.F0 UART_Packets_Inst/UART_Inst/SLICE_162
ROUTE         1   e 0.908 */SLICE_162.F0 to */SLICE_114.CE UART_Packets_Inst/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_147 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_147.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_112 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_114.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         5   e 0.908 */SLICE_114.F0 to */SLICE_112.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_151 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_198.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 RegistersControl_Inst/SLICE_198
ROUTE         8   e 0.908 */SLICE_198.F0 to */SLICE_151.CE RegistersControl_Inst/opWrData_2_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/SLICE_141 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_207.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_Inst/SLICE_207
ROUTE         4   e 0.908 */SLICE_207.F0 to */SLICE_141.CE UART_Packets_Inst/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_144 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_197.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_197.C0 to */SLICE_197.F0 RegistersControl_Inst/SLICE_197
ROUTE         4   e 0.908 */SLICE_197.F0 to */SLICE_144.CE RegistersControl_Inst/opWrData_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_145 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_197.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_197.C0 to */SLICE_197.F0 RegistersControl_Inst/SLICE_197
ROUTE         4   e 0.908 */SLICE_197.F0 to */SLICE_145.CE RegistersControl_Inst/opWrData_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to RegistersControl_Inst/SLICE_143 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_197.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_197.C0 to */SLICE_197.F0 RegistersControl_Inst/SLICE_197
ROUTE         4   e 0.908 */SLICE_197.F0 to */SLICE_143.CE RegistersControl_Inst/opWrData_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_113 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_114.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         5   e 0.908 */SLICE_114.F0 to */SLICE_113.CE UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipnReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_164.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_164.C0 to */SLICE_164.F0 UART_Packets_Inst/UART_Inst/SLICE_164
ROUTE         1   e 0.908 */SLICE_164.F0 to *_Tx_MGIOL.LSR N_54_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipnReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_200.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 UART_Packets_Inst/UART_Inst/SLICE_200
ROUTE         1   e 0.908 */SLICE_200.F0 to *x_MGIOL.ONEG0 UART_Packets_Inst.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipnReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_199.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_199.B0 to */SLICE_199.F0 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE         1   e 0.908 */SLICE_199.F0 to *T_Tx_MGIOL.CE UART_Packets_Inst.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.936ns delay ipnReset to UART_Packets_Inst/SLICE_17 (2.859ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *t/SLICE_17.F1 UART_Packets_Inst/SLICE_17
ROUTE         1   e 0.001 *t/SLICE_17.F1 to */SLICE_17.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[8] (to ipClk_c)
                  --------
                    2.859   (68.1% logic, 31.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.868ns delay ipnReset to UART_Packets_Inst/SLICE_18 (2.791ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_18.FCI to *t/SLICE_18.F1 UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 *t/SLICE_18.F1 to */SLICE_18.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[6] (to ipClk_c)
                  --------
                    2.791   (67.4% logic, 32.6% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.866ns delay ipnReset to UART_Packets_Inst/SLICE_17 (2.789ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *t/SLICE_17.F0 UART_Packets_Inst/SLICE_17
ROUTE         1   e 0.001 *t/SLICE_17.F0 to */SLICE_17.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[7] (to ipClk_c)
                  --------
                    2.789   (67.3% logic, 32.7% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.800ns delay ipnReset to UART_Packets_Inst/SLICE_19 (2.723ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_19.FCI to *t/SLICE_19.F1 UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 *t/SLICE_19.F1 to */SLICE_19.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[4] (to ipClk_c)
                  --------
                    2.723   (66.6% logic, 33.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.798ns delay ipnReset to UART_Packets_Inst/SLICE_18 (2.721ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_18.FCI to *t/SLICE_18.F0 UART_Packets_Inst/SLICE_18
ROUTE         1   e 0.001 *t/SLICE_18.F0 to */SLICE_18.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[5] (to ipClk_c)
                  --------
                    2.721   (66.5% logic, 33.5% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.730ns delay ipnReset to UART_Packets_Inst/SLICE_19 (2.653ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_20.B0 ipnReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_20.B0 to */SLICE_20.FCO UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_19.FCI to *t/SLICE_19.F0 UART_Packets_Inst/SLICE_19
ROUTE         1   e 0.001 *t/SLICE_19.F0 to */SLICE_19.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[3] (to ipClk_c)
                  --------
                    2.653   (65.7% logic, 34.3% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipnReset to UART_Packets_Inst/SLICE_120 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_120.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_120.D1 to */SLICE_120.F1 UART_Packets_Inst/SLICE_120
ROUTE         5   e 0.232 */SLICE_120.F1 to */SLICE_120.D0 UART_Packets_Inst/un1_UART_TxSend_0_sqmuxa_1_0_0_o2
CTOF_DEL    ---     0.238 */SLICE_120.D0 to */SLICE_120.F0 UART_Packets_Inst/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 UART_Packets_Inst/fb (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.617ns delay ipnReset to UART_Packets_Inst/SLICE_20 (2.540ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_21.B1 ipnReset_c
C1TOFCO_DE  ---     0.367 *t/SLICE_21.B1 to */SLICE_21.FCO UART_Packets_Inst/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *t/SLICE_20.F1 UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 *t/SLICE_20.F1 to */SLICE_20.DI1 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[2] (to ipClk_c)
                  --------
                    2.540   (64.2% logic, 35.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.547ns delay ipnReset to UART_Packets_Inst/SLICE_20 (2.470ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_21.B1 ipnReset_c
C1TOFCO_DE  ---     0.367 *t/SLICE_21.B1 to */SLICE_21.FCO UART_Packets_Inst/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_Inst/un1_BytesReceived_3_a_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *t/SLICE_20.F0 UART_Packets_Inst/SLICE_20
ROUTE         1   e 0.001 *t/SLICE_20.F0 to */SLICE_20.DI0 UART_Packets_Inst/un1_BytesReceived_3_a_4_0[1] (to ipClk_c)
                  --------
                    2.470   (63.2% logic, 36.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_22 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_22.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_23 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_23.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_24 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_24.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_25 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_25.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_26 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_26.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_27 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_27.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_28 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_28.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_29 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_29.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_30 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_30.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_31 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_31.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_32 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_32.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_33 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_33.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_34 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_34.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_35 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_35.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_36 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_36.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_37 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_37.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to SLICE_38 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to   SLICE_38.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_135 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_135.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_138 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_138.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_139 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_139.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_141 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_141.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_136 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_136.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_133 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_133.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_120 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_120.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_131 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_131.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to RegistersControl_Inst/SLICE_39 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_39.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_134 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_134.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_127 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_127.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_140 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_140.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_129 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_129.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_212 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_212.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_130 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_130.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipnReset to UART_Packets_Inst/SLICE_132 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *SLICE_132.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[0]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[0] to Registers_Inst/SLICE_63 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[0].PAD to *tons[0].PADDI ipButtons[0]
ROUTE         1   e 0.908 *tons[0].PADDI to *t/SLICE_63.C0 ipButtons_c[0]
CTOF_DEL    ---     0.238 *t/SLICE_63.C0 to *t/SLICE_63.F0 Registers_Inst/SLICE_63
ROUTE         1   e 0.001 *t/SLICE_63.F0 to */SLICE_63.DI0 Registers_Inst/N_179 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[1]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[1] to Registers_Inst/SLICE_63 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[1].PAD to *tons[1].PADDI ipButtons[1]
ROUTE         1   e 0.908 *tons[1].PADDI to *t/SLICE_63.C1 ipButtons_c[1]
CTOF_DEL    ---     0.238 *t/SLICE_63.C1 to *t/SLICE_63.F1 Registers_Inst/SLICE_63
ROUTE         1   e 0.001 *t/SLICE_63.F1 to */SLICE_63.DI1 Registers_Inst/N_180 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[2]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[2] to Registers_Inst/SLICE_64 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[2].PAD to *tons[2].PADDI ipButtons[2]
ROUTE         1   e 0.908 *tons[2].PADDI to *t/SLICE_64.C0 ipButtons_c[2]
CTOF_DEL    ---     0.238 *t/SLICE_64.C0 to *t/SLICE_64.F0 Registers_Inst/SLICE_64
ROUTE         1   e 0.001 *t/SLICE_64.F0 to */SLICE_64.DI0 Registers_Inst/N_181 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipButtons[3]" CLKPORT "ipClk" 

Report:    2.177ns delay ipButtons[3] to Registers_Inst/SLICE_64 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953 *uttons[3].PAD to *tons[3].PADDI ipButtons[3]
ROUTE         1   e 0.908 *tons[3].PADDI to *t/SLICE_64.C1 ipButtons_c[3]
CTOF_DEL    ---     0.238 *t/SLICE_64.C1 to *t/SLICE_64.F1 Registers_Inst/SLICE_64
ROUTE         1   e 0.001 *t/SLICE_64.F1 to */SLICE_64.DI1 Registers_Inst/N_182 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to SLICE_62 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to    SLICE_62.A0 ipnReset_c
CTOF_DEL    ---     0.238    SLICE_62.A0 to    SLICE_62.F0 SLICE_62
ROUTE         1   e 0.001    SLICE_62.F0 to   SLICE_62.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_114 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_114.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         5   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_106 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_106.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_106.D1 to */SLICE_106.F1 UART_Packets_Inst/UART_Inst/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 UART_Packets_Inst/UART_Inst/N_113_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_107 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_107.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_107.D1 to */SLICE_107.F1 UART_Packets_Inst/UART_Inst/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F1 to *SLICE_107.DI1 UART_Packets_Inst/UART_Inst/N_109_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_108.C1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_108.C1 to */SLICE_108.F1 UART_Packets_Inst/UART_Inst/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 UART_Packets_Inst/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_105 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_105.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_105.D1 to */SLICE_105.F1 UART_Packets_Inst/UART_Inst/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 UART_Packets_Inst/UART_Inst/N_117_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_95 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_95.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_95.C0 to *t/SLICE_95.F0 UART_Packets_Inst/UART_Inst/SLICE_95
ROUTE         1   e 0.001 *t/SLICE_95.F0 to */SLICE_95.DI0 UART_Packets_Inst/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_108.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_108.D0 to */SLICE_108.F0 UART_Packets_Inst/UART_Inst/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 UART_Packets_Inst/UART_Inst/N_107_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_95 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_95.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_95.C1 to *t/SLICE_95.F1 UART_Packets_Inst/UART_Inst/SLICE_95
ROUTE         1   e 0.001 *t/SLICE_95.F1 to */SLICE_95.DI1 UART_Packets_Inst/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_96 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_96.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_96.C0 to *t/SLICE_96.F0 UART_Packets_Inst/UART_Inst/SLICE_96
ROUTE         1   e 0.001 *t/SLICE_96.F0 to */SLICE_96.DI0 UART_Packets_Inst/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_105 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_105.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_105.D0 to */SLICE_105.F0 UART_Packets_Inst/UART_Inst/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 UART_Packets_Inst/UART_Inst/N_119_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_107 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_107.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_107.D0 to */SLICE_107.F0 UART_Packets_Inst/UART_Inst/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F0 to *SLICE_107.DI0 UART_Packets_Inst/UART_Inst/N_111_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_99 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_99.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_99.D0 to *t/SLICE_99.F0 UART_Packets_Inst/UART_Inst/SLICE_99
ROUTE         1   e 0.001 *t/SLICE_99.F0 to */SLICE_99.DI0 UART_Packets_Inst/UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_96 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_96.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_96.C1 to *t/SLICE_96.F1 UART_Packets_Inst/UART_Inst/SLICE_96
ROUTE         1   e 0.001 *t/SLICE_96.F1 to */SLICE_96.DI1 UART_Packets_Inst/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_124 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_124.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_124.D1 to */SLICE_124.F1 UART_Packets_Inst/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F1 to *SLICE_124.DI1 UART_Packets_Inst/N_217_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_125.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_125.D0 to */SLICE_125.F0 UART_Packets_Inst/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F0 to *SLICE_125.DI0 UART_Packets_Inst/N_215_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_85 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_85.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_85.D0 to *t/SLICE_85.F0 UART_Packets_Inst/SLICE_85
ROUTE         1   e 0.001 *t/SLICE_85.F0 to */SLICE_85.DI0 UART_Packets_Inst/BytesReceived_5[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_106 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_106.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_106.D0 to */SLICE_106.F0 UART_Packets_Inst/UART_Inst/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 UART_Packets_Inst/UART_Inst/N_115_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_122 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_122.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_122.D1 to */SLICE_122.F1 UART_Packets_Inst/SLICE_122
ROUTE         1   e 0.001 */SLICE_122.F1 to *SLICE_122.DI1 UART_Packets_Inst/N_87_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_116 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_116.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 UART_Packets_Inst/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F0 to *SLICE_116.DI0 UART_Packets_Inst/UART_TxData_12_0_iv_i[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_97 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_97.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_97.C1 to *t/SLICE_97.F1 UART_Packets_Inst/UART_Inst/SLICE_97
ROUTE         1   e 0.001 *t/SLICE_97.F1 to */SLICE_97.DI1 UART_Packets_Inst/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_123 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_123.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_123.D0 to */SLICE_123.F0 UART_Packets_Inst/SLICE_123
ROUTE         1   e 0.001 */SLICE_123.F0 to *SLICE_123.DI0 UART_Packets_Inst/N_89_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_128.B0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_128.B0 to */SLICE_128.F0 UART_Packets_Inst/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 UART_Packets_Inst/opTxReady_4 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_117 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_117.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_117.C0 to */SLICE_117.F0 UART_Packets_Inst/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F0 to *SLICE_117.DI0 UART_Packets_Inst/UART_TxData_12_0_iv_i[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_122 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_122.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_122.D0 to */SLICE_122.F0 UART_Packets_Inst/SLICE_122
ROUTE         1   e 0.001 */SLICE_122.F0 to *SLICE_122.DI0 UART_Packets_Inst/N_85_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_137 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_137.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_137.C0 to */SLICE_137.F0 UART_Packets_Inst/SLICE_137
ROUTE         1   e 0.001 */SLICE_137.F0 to *SLICE_137.DI0 UART_Packets_Inst/N_83_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_126 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_126.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_126.D0 to */SLICE_126.F0 UART_Packets_Inst/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F0 to *SLICE_126.DI0 UART_Packets_Inst/N_211_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_109.D0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_109.D0 to */SLICE_109.F0 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 UART_Packets_Inst/UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_98 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_98.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_98.C0 to *t/SLICE_98.F0 UART_Packets_Inst/UART_Inst/SLICE_98
ROUTE         1   e 0.001 *t/SLICE_98.F0 to */SLICE_98.DI0 UART_Packets_Inst/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_126 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_126.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_126.D1 to */SLICE_126.F1 UART_Packets_Inst/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F1 to *SLICE_126.DI1 UART_Packets_Inst/N_209_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_142 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_142.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_142.C0 to */SLICE_142.F0 UART_Packets_Inst/SLICE_142
ROUTE         1   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_Inst/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_84 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_84.D0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_84.D0 to *t/SLICE_84.F0 UART_Packets_Inst/SLICE_84
ROUTE         1   e 0.001 *t/SLICE_84.F0 to */SLICE_84.DI0 UART_Packets_Inst/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_98 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_98.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_98.C1 to *t/SLICE_98.F1 UART_Packets_Inst/UART_Inst/SLICE_98
ROUTE         1   e 0.001 *t/SLICE_98.F1 to */SLICE_98.DI1 UART_Packets_Inst/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_84 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_84.C1 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_84.C1 to *t/SLICE_84.F1 UART_Packets_Inst/SLICE_84
ROUTE         1   e 0.001 *t/SLICE_84.F1 to */SLICE_84.DI1 UART_Packets_Inst/BytesReceived_5[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_125.D1 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_125.D1 to */SLICE_125.F1 UART_Packets_Inst/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F1 to *SLICE_125.DI1 UART_Packets_Inst/N_213_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_97 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_97.C0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_97.C0 to *t/SLICE_97.F0 UART_Packets_Inst/UART_Inst/SLICE_97
ROUTE         1   e 0.001 *t/SLICE_97.F0 to */SLICE_97.DI0 UART_Packets_Inst/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipnReset to UART_Packets_Inst/SLICE_124 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_124.C0 ipnReset_c
CTOF_DEL    ---     0.238 */SLICE_124.C0 to */SLICE_124.F0 UART_Packets_Inst/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F0 to *SLICE_124.DI0 UART_Packets_Inst/txState_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_94 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_94.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to RegistersControl_Inst/SLICE_83 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_83.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_90 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_90.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_91 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_91.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to RegistersControl_Inst/SLICE_53 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_53.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_92 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_92.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to UART_Packets_Inst/UART_Inst/SLICE_93 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *t/SLICE_93.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipnReset to RegistersControl_Inst/SLICE_154 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to */SLICE_154.CE ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipnReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipnReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953   ipnReset.PAD to ipnReset.PADDI ipnReset
ROUTE       141   e 0.908 ipnReset.PADDI to *_Rx_MGIOL.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            9 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_59 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *t/SLICE_59.Q0 Registers_Inst/SLICE_59 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_59.Q0 to */SLICE_190.A0 Registers_Inst/LEDs[2]
CTOF_DEL    ---     0.238 */SLICE_190.A0 to */SLICE_190.F0 Registers_Inst/SLICE_190
ROUTE         1   e 0.908 */SLICE_190.F0 to       44.PADDO WrRegisters.LEDs_i[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_59 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *t/SLICE_59.Q1 Registers_Inst/SLICE_59 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_59.Q1 to */SLICE_191.A0 Registers_Inst/LEDs[3]
CTOF_DEL    ---     0.238 */SLICE_191.A0 to */SLICE_191.F0 Registers_Inst/SLICE_191
ROUTE         1   e 0.908 */SLICE_191.F0 to       43.PADDO WrRegisters.LEDs_i[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_61 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_61.CLK to *t/SLICE_61.Q0 Registers_Inst/SLICE_61 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_61.Q0 to */SLICE_194.A0 Registers_Inst/LEDs[6]
CTOF_DEL    ---     0.238 */SLICE_194.A0 to */SLICE_194.F0 Registers_Inst/SLICE_194
ROUTE         1   e 0.908 */SLICE_194.F0 to       38.PADDO WrRegisters.LEDs_i[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_61 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_61.CLK to *t/SLICE_61.Q1 Registers_Inst/SLICE_61 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_61.Q1 to */SLICE_195.A0 Registers_Inst/LEDs[7]
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 Registers_Inst/SLICE_195
ROUTE         1   e 0.908 */SLICE_195.F0 to       37.PADDO WrRegisters.LEDs_i[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_58 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *t/SLICE_58.Q0 Registers_Inst/SLICE_58 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_58.Q0 to */SLICE_188.A0 Registers_Inst/LEDs[0]
CTOF_DEL    ---     0.238 */SLICE_188.A0 to */SLICE_188.F0 Registers_Inst/SLICE_188
ROUTE         1   e 0.908 */SLICE_188.F0 to       46.PADDO WrRegisters.LEDs_i[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_58 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *t/SLICE_58.Q1 Registers_Inst/SLICE_58 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_58.Q1 to */SLICE_189.A0 Registers_Inst/LEDs[1]
CTOF_DEL    ---     0.238 */SLICE_189.A0 to */SLICE_189.F0 Registers_Inst/SLICE_189
ROUTE         1   e 0.908 */SLICE_189.F0 to       45.PADDO WrRegisters.LEDs_i[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_60 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_60.CLK to *t/SLICE_60.Q0 Registers_Inst/SLICE_60 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_60.Q0 to */SLICE_192.A0 Registers_Inst/LEDs[4]
CTOF_DEL    ---     0.238 */SLICE_192.A0 to */SLICE_192.F0 Registers_Inst/SLICE_192
ROUTE         1   e 0.908 */SLICE_192.F0 to       40.PADDO WrRegisters.LEDs_i[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Registers_Inst/SLICE_60 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_60.CLK to *t/SLICE_60.Q1 Registers_Inst/SLICE_60 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_60.Q1 to */SLICE_193.A0 Registers_Inst/LEDs[5]
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 Registers_Inst/SLICE_193
ROUTE         1   e 0.908 */SLICE_193.F0 to       39.PADDO WrRegisters.LEDs_i[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  162.048 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 140
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns          SLICE_62.F0 to         SLICE_62.DI0 ipnReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns ers_Inst/SLICE_58.Q0 to rs_Inst/SLICE_188.A0 Registers_Inst/LEDs[0]
  e 0.908ns ers_Inst/SLICE_58.Q1 to rs_Inst/SLICE_189.A0 Registers_Inst/LEDs[1]
  e 0.908ns ers_Inst/SLICE_59.Q0 to rs_Inst/SLICE_190.A0 Registers_Inst/LEDs[2]
  e 0.908ns ers_Inst/SLICE_59.Q1 to rs_Inst/SLICE_191.A0 Registers_Inst/LEDs[3]
  e 0.908ns ers_Inst/SLICE_60.Q0 to rs_Inst/SLICE_192.A0 Registers_Inst/LEDs[4]
  e 0.908ns ers_Inst/SLICE_60.Q1 to rs_Inst/SLICE_193.A0 Registers_Inst/LEDs[5]
  e 0.908ns ers_Inst/SLICE_61.Q0 to rs_Inst/SLICE_194.A0 Registers_Inst/LEDs[6]
  e 0.908ns ers_Inst/SLICE_61.Q1 to rs_Inst/SLICE_195.A0 Registers_Inst/LEDs[7]
  e 0.908ns   ipButtons[3].PADDI to ers_Inst/SLICE_64.C1 ipButtons_c[3]
  e 0.908ns   ipButtons[2].PADDI to ers_Inst/SLICE_64.C0 ipButtons_c[2]
  e 0.908ns   ipButtons[1].PADDI to ers_Inst/SLICE_63.C1 ipButtons_c[1]
  e 0.908ns   ipButtons[0].PADDI to ers_Inst/SLICE_63.C0 ipButtons_c[0]
  e 0.908ns rs_Inst/SLICE_188.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.908ns rs_Inst/SLICE_189.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.908ns rs_Inst/SLICE_190.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.908ns rs_Inst/SLICE_191.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.908ns rs_Inst/SLICE_192.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.908ns rs_Inst/SLICE_193.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.908ns rs_Inst/SLICE_194.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.908ns rs_Inst/SLICE_195.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_7.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_8.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_8.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_9.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to UART_Inst/SLICE_9.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_10.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_10.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_11.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_11.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_12.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_12.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_17.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_18.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_18.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_19.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_19.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_20.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_20.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_21.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_22.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_23.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_24.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_25.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_26.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_27.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_28.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_29.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_30.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_31.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_32.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_33.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_34.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_35.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_36.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_37.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to         SLICE_38.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_39.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_53.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to          SLICE_62.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to rol_Inst/SLICE_83.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_84.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_84.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ets_Inst/SLICE_85.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_90.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_91.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_92.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_93.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_94.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_95.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_95.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_96.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_96.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_97.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_97.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_98.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_98.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ART_Inst/SLICE_99.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_100.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_100.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_101.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_101.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_102.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_102.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_103.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_103.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_104.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_104.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_105.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_105.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_106.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_106.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_107.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_107.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_108.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_108.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_109.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_114.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_116.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_116.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_117.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_117.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_118.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_119.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_120.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_120.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_121.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_121.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_122.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_122.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_123.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_124.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_124.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_125.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_125.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_126.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_126.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_127.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_128.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_129.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_130.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_131.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_132.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_133.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_134.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_135.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_136.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_137.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_138.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_139.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_140.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_141.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_142.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_142.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_154.CE ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_157.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_162.A0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_163.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_164.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_165.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_166.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_169.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_170.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_171.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_173.D1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_175.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_176.C1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_177.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_181.B1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_182.A1 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_196.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_197.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ol_Inst/SLICE_198.D0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_199.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to RT_Inst/SLICE_200.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_204.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_205.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_206.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_207.C0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to ts_Inst/SLICE_211.B0 ipnReset_c
  e 0.908ns       ipnReset.PADDI to s_Inst/SLICE_212.LSR ipnReset_c
  e 0.908ns       ipnReset.PADDI to  ipUART_Rx_MGIOL.LSR ipnReset_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 1305 connections (88.84% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jul 13 17:25:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2261 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/BytesWritten[0]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/BytesWritten[1]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay RegistersControl_Inst/SLICE_39 to RegistersControl_Inst/SLICE_39 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_39 to RegistersControl_Inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 */SLICE_39.CLK to *t/SLICE_39.Q0 RegistersControl_Inst/SLICE_39 (from ipClk_c)
ROUTE         3   e 0.103 *t/SLICE_39.Q0 to *t/SLICE_39.B1 RegistersControl_Inst/BytesWritten[0]
CTOF_DEL    ---     0.059 *t/SLICE_39.B1 to *t/SLICE_39.F1 RegistersControl_Inst/SLICE_39
ROUTE         1   e 0.001 *t/SLICE_39.F1 to */SLICE_39.DI1 RegistersControl_Inst/N_101_i (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 140
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns          SLICE_62.F0 to         SLICE_62.DI0 ipnReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns ers_Inst/SLICE_58.Q0 to rs_Inst/SLICE_188.A0 Registers_Inst/LEDs[0]
  e 0.450ns ers_Inst/SLICE_58.Q1 to rs_Inst/SLICE_189.A0 Registers_Inst/LEDs[1]
  e 0.450ns ers_Inst/SLICE_59.Q0 to rs_Inst/SLICE_190.A0 Registers_Inst/LEDs[2]
  e 0.450ns ers_Inst/SLICE_59.Q1 to rs_Inst/SLICE_191.A0 Registers_Inst/LEDs[3]
  e 0.450ns ers_Inst/SLICE_60.Q0 to rs_Inst/SLICE_192.A0 Registers_Inst/LEDs[4]
  e 0.450ns ers_Inst/SLICE_60.Q1 to rs_Inst/SLICE_193.A0 Registers_Inst/LEDs[5]
  e 0.450ns ers_Inst/SLICE_61.Q0 to rs_Inst/SLICE_194.A0 Registers_Inst/LEDs[6]
  e 0.450ns ers_Inst/SLICE_61.Q1 to rs_Inst/SLICE_195.A0 Registers_Inst/LEDs[7]
  e 0.450ns   ipButtons[3].PADDI to ers_Inst/SLICE_64.C1 ipButtons_c[3]
  e 0.450ns   ipButtons[2].PADDI to ers_Inst/SLICE_64.C0 ipButtons_c[2]
  e 0.450ns   ipButtons[1].PADDI to ers_Inst/SLICE_63.C1 ipButtons_c[1]
  e 0.450ns   ipButtons[0].PADDI to ers_Inst/SLICE_63.C0 ipButtons_c[0]
  e 0.450ns rs_Inst/SLICE_188.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.450ns rs_Inst/SLICE_189.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.450ns rs_Inst/SLICE_190.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.450ns rs_Inst/SLICE_191.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.450ns rs_Inst/SLICE_192.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.450ns rs_Inst/SLICE_193.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.450ns rs_Inst/SLICE_194.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.450ns rs_Inst/SLICE_195.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_7.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_8.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_8.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_9.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to UART_Inst/SLICE_9.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_10.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_10.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_11.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_11.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_12.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_12.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_17.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_18.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_18.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_19.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_19.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_20.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_20.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_21.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_22.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_23.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_24.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_25.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_26.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_27.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_28.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_29.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_30.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_31.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_32.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_33.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_34.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_35.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_36.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_37.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to         SLICE_38.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_39.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_53.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to          SLICE_62.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to rol_Inst/SLICE_83.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_84.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_84.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ets_Inst/SLICE_85.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_90.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_91.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_92.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_93.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_94.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_95.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_95.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_96.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_96.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_97.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_97.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_98.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_98.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ART_Inst/SLICE_99.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_100.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_100.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_101.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_101.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_102.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_102.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_103.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_103.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_104.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_104.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_105.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_105.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_106.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_106.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_107.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_107.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_108.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_108.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_109.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_114.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_116.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_116.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_117.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_117.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_118.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_119.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_120.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_120.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_121.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_121.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_122.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_122.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_123.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_124.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_124.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_125.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_125.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_126.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_126.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_127.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_128.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_129.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_130.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_131.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_132.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_133.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_134.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_135.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_136.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_137.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_138.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_139.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_140.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_141.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_142.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_142.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_154.CE ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_157.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_162.A0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_163.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_164.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_165.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_166.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_169.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_170.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_171.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_173.D1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_175.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_176.C1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_177.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_181.B1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_182.A1 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_196.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_197.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ol_Inst/SLICE_198.D0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_199.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to RT_Inst/SLICE_200.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_204.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_205.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_206.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_207.C0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to ts_Inst/SLICE_211.B0 ipnReset_c
  e 0.450ns       ipnReset.PADDI to s_Inst/SLICE_212.LSR ipnReset_c
  e 0.450ns       ipnReset.PADDI to  ipUART_Rx_MGIOL.LSR ipnReset_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 1305 connections (88.84% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
