INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/EX3_Booth/EX3_Booth.srcs/sources_1/new/EX3_Booth_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX3_Booth_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/EX3_Booth/EX3_Booth.srcs/sim_1/new/tb_EX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_EX3
