

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_pass_4'
================================================================
* Date:           Mon Nov 17 11:04:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pass_4  |        ?|        ?|         7|          2|          2|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    247|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     272|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     272|    420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln581_fu_378_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln582_fu_402_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln583_1_fu_455_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln583_fu_446_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln584_fu_468_p2     |         +|   0|  0|  13|          10|           9|
    |count_2_fu_360_p2       |         +|   0|  0|  23|          16|           1|
    |i_2_fu_350_p2           |         +|   0|  0|  23|          16|           1|
    |sub_ln585_fu_484_p2     |         -|   0|  0|  14|           7|           9|
    |and_ln341_1_fu_519_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln341_fu_513_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln578_fu_334_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_487        |       and|   0|  0|   2|           1|           1|
    |icmp_ln341_1_fu_501_p2  |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln341_2_fu_507_p2  |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln341_fu_495_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln578_1_fu_328_p2  |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln578_fu_312_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln580_fu_345_p2    |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 247|         174|         135|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_1          |  14|          3|   16|         48|
    |ap_sig_allocacmp_i_1              |   9|          2|   16|         32|
    |count_fu_106                      |   9|          2|   16|         32|
    |i_fu_102                          |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 109|         24|   71|        159|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |and_ln341_1_reg_637                     |   1|   0|    1|          0|
    |and_ln578_reg_552                       |   1|   0|    1|          0|
    |and_ln578_reg_552_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_CS_fsm                               |   2|   0|    2|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |count_1_reg_545                         |  16|   0|   16|          0|
    |count_1_reg_545_pp0_iter1_reg           |  16|   0|   16|          0|
    |count_fu_106                            |  16|   0|   16|          0|
    |i_1_reg_539                             |  16|   0|   16|          0|
    |i_fu_102                                |  16|   0|   16|          0|
    |icmp_ln580_reg_571                      |   1|   0|    1|          0|
    |is_external_load_reg_580                |   1|   0|    1|          0|
    |is_external_load_reg_580_pp0_iter2_reg  |   1|   0|    1|          0|
    |lshr_ln1_reg_610                        |   8|   0|    8|          0|
    |lshr_ln_reg_604                         |   9|   0|    9|          0|
    |zext_ln580_reg_556                      |  16|   0|   64|         48|
    |zext_ln584_reg_632                      |  16|   0|   64|         48|
    |icmp_ln580_reg_571                      |  64|  32|    1|          0|
    |zext_ln580_reg_556                      |  64|  32|   64|         48|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 272|  64|  305|        144|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_pass_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_pass_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_pass_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_pass_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_pass_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_pass_4|  return value|
|next_label_5              |   in|   16|     ap_none|                                     next_label_5|        scalar|
|obj_x_address0            |  out|    5|   ap_memory|                                            obj_x|         array|
|obj_x_ce0                 |  out|    1|   ap_memory|                                            obj_x|         array|
|obj_x_we0                 |  out|    1|   ap_memory|                                            obj_x|         array|
|obj_x_d0                  |  out|   16|   ap_memory|                                            obj_x|         array|
|obj_y_address0            |  out|    5|   ap_memory|                                            obj_y|         array|
|obj_y_ce0                 |  out|    1|   ap_memory|                                            obj_y|         array|
|obj_y_we0                 |  out|    1|   ap_memory|                                            obj_y|         array|
|obj_y_d0                  |  out|   16|   ap_memory|                                            obj_y|         array|
|obj_is_green_address0     |  out|    5|   ap_memory|                                     obj_is_green|         array|
|obj_is_green_ce0          |  out|    1|   ap_memory|                                     obj_is_green|         array|
|obj_is_green_we0          |  out|    1|   ap_memory|                                     obj_is_green|         array|
|obj_is_green_d0           |  out|    1|   ap_memory|                                     obj_is_green|         array|
|count_out                 |  out|   16|      ap_vld|                                        count_out|       pointer|
|count_out_ap_vld          |  out|    1|      ap_vld|                                        count_out|       pointer|
|parent_address0           |  out|    9|   ap_memory|                                           parent|         array|
|parent_ce0                |  out|    1|   ap_memory|                                           parent|         array|
|parent_q0                 |   in|   16|   ap_memory|                                           parent|         array|
|is_external_address0      |  out|    9|   ap_memory|                                      is_external|         array|
|is_external_ce0           |  out|    1|   ap_memory|                                      is_external|         array|
|is_external_q0            |   in|    1|   ap_memory|                                      is_external|         array|
|min_x_address0            |  out|    9|   ap_memory|                                            min_x|         array|
|min_x_ce0                 |  out|    1|   ap_memory|                                            min_x|         array|
|min_x_q0                  |   in|    9|   ap_memory|                                            min_x|         array|
|max_x_address0            |  out|    9|   ap_memory|                                            max_x|         array|
|max_x_ce0                 |  out|    1|   ap_memory|                                            max_x|         array|
|max_x_q0                  |   in|    9|   ap_memory|                                            max_x|         array|
|min_y_address0            |  out|    9|   ap_memory|                                            min_y|         array|
|min_y_ce0                 |  out|    1|   ap_memory|                                            min_y|         array|
|min_y_q0                  |   in|    8|   ap_memory|                                            min_y|         array|
|max_y_address0            |  out|    9|   ap_memory|                                            max_y|         array|
|max_y_ce0                 |  out|    1|   ap_memory|                                            max_y|         array|
|max_y_q0                  |   in|    8|   ap_memory|                                            max_y|         array|
|imgR_address0             |  out|   17|   ap_memory|                                             imgR|         array|
|imgR_ce0                  |  out|    1|   ap_memory|                                             imgR|         array|
|imgR_q0                   |   in|    8|   ap_memory|                                             imgR|         array|
|imgG_address0             |  out|   17|   ap_memory|                                             imgG|         array|
|imgG_ce0                  |  out|    1|   ap_memory|                                             imgG|         array|
|imgG_q0                   |   in|    8|   ap_memory|                                             imgG|         array|
|imgB_address0             |  out|   17|   ap_memory|                                             imgB|         array|
|imgB_ce0                  |  out|    1|   ap_memory|                                             imgB|         array|
|imgB_q0                   |   in|    8|   ap_memory|                                             imgB|         array|
|center_is_green_address1  |  out|    9|   ap_memory|                                  center_is_green|         array|
|center_is_green_ce1       |  out|    1|   ap_memory|                                  center_is_green|         array|
|center_is_green_we1       |  out|    1|   ap_memory|                                  center_is_green|         array|
|center_is_green_d1        |  out|    1|   ap_memory|                                  center_is_green|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 11 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5"   --->   Operation 28 'read' 'next_label_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %count"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 1, i16 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond575"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [obj_detect.cpp:578]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_1 = load i16 %count" [obj_detect.cpp:578]   --->   Operation 33 'load' 'count_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.07ns)   --->   "%icmp_ln578 = icmp_ult  i16 %i_1, i16 %next_label_5_read" [obj_detect.cpp:578]   --->   Operation 34 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %count_1, i32 5, i32 15" [obj_detect.cpp:578]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.63ns)   --->   "%icmp_ln578_1 = icmp_eq  i11 %tmp, i11 0" [obj_detect.cpp:578]   --->   Operation 36 'icmp' 'icmp_ln578_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln578 = and i1 %icmp_ln578, i1 %icmp_ln578_1" [obj_detect.cpp:578]   --->   Operation 37 'and' 'and_ln578' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %and_ln578, void %for.inc659.preheader.exitStub, void %for.body581" [obj_detect.cpp:578]   --->   Operation 38 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln580 = zext i16 %i_1" [obj_detect.cpp:580]   --->   Operation 39 'zext' 'zext_ln580' <Predicate = (and_ln578)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln580" [obj_detect.cpp:580]   --->   Operation 40 'getelementptr' 'parent_addr' <Predicate = (and_ln578)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:580]   --->   Operation 41 'load' 'parent_load' <Predicate = (and_ln578)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln579 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0" [obj_detect.cpp:579]   --->   Operation 42 'specpipeline' 'specpipeline_ln579' <Predicate = (and_ln578)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [obj_detect.cpp:578]   --->   Operation 43 'specloopname' 'specloopname_ln578' <Predicate = (and_ln578)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:580]   --->   Operation 44 'load' 'parent_load' <Predicate = (and_ln578)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 45 [1/1] (2.07ns)   --->   "%icmp_ln580 = icmp_eq  i16 %parent_load, i16 %i_1" [obj_detect.cpp:580]   --->   Operation 45 'icmp' 'icmp_ln580' <Predicate = (and_ln578)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln580 = br i1 %icmp_ln580, void %for.inc640, void %land.lhs.true585" [obj_detect.cpp:580]   --->   Operation 46 'br' 'br_ln580' <Predicate = (and_ln578)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln580" [obj_detect.cpp:580]   --->   Operation 47 'getelementptr' 'is_external_addr' <Predicate = (and_ln578 & icmp_ln580)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%is_external_load = load i9 %is_external_addr" [obj_detect.cpp:580]   --->   Operation 48 'load' 'is_external_load' <Predicate = (and_ln578 & icmp_ln580)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i_1, i16 1" [obj_detect.cpp:578]   --->   Operation 49 'add' 'i_2' <Predicate = (and_ln578)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln578 = store i16 %i_2, i16 %i" [obj_detect.cpp:578]   --->   Operation 50 'store' 'store_ln578' <Predicate = (and_ln578)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln578 = br void %for.cond575" [obj_detect.cpp:578]   --->   Operation 51 'br' 'br_ln578' <Predicate = (and_ln578)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.84>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%is_external_load = load i9 %is_external_addr" [obj_detect.cpp:580]   --->   Operation 52 'load' 'is_external_load' <Predicate = (icmp_ln580)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln580 = br i1 %is_external_load, void %for.inc640, void %if.then590" [obj_detect.cpp:580]   --->   Operation 53 'br' 'br_ln580' <Predicate = (icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln580" [obj_detect.cpp:581]   --->   Operation 54 'getelementptr' 'min_x_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:581]   --->   Operation 55 'load' 'min_x_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln580" [obj_detect.cpp:581]   --->   Operation 56 'getelementptr' 'max_x_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:581]   --->   Operation 57 'load' 'max_x_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln580" [obj_detect.cpp:582]   --->   Operation 58 'getelementptr' 'min_y_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:582]   --->   Operation 59 'load' 'min_y_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln580" [obj_detect.cpp:582]   --->   Operation 60 'getelementptr' 'max_y_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:582]   --->   Operation 61 'load' 'max_y_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 62 [1/1] (2.07ns)   --->   "%count_2 = add i16 %count_1, i16 1" [obj_detect.cpp:587]   --->   Operation 62 'add' 'count_2' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln588 = store i16 %count_2, i16 %count" [obj_detect.cpp:588]   --->   Operation 63 'store' 'store_ln588' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:581]   --->   Operation 64 'load' 'min_x_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln581 = zext i9 %min_x_load" [obj_detect.cpp:581]   --->   Operation 65 'zext' 'zext_ln581' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:581]   --->   Operation 66 'load' 'max_x_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln581_1 = zext i9 %max_x_load" [obj_detect.cpp:581]   --->   Operation 67 'zext' 'zext_ln581_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln581 = add i10 %zext_ln581_1, i10 %zext_ln581" [obj_detect.cpp:581]   --->   Operation 68 'add' 'add_ln581' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln581, i32 1, i32 9" [obj_detect.cpp:581]   --->   Operation 69 'partselect' 'lshr_ln' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:582]   --->   Operation 70 'load' 'min_y_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln582 = zext i8 %min_y_load" [obj_detect.cpp:582]   --->   Operation 71 'zext' 'zext_ln582' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:582]   --->   Operation 72 'load' 'max_y_load' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln582_1 = zext i8 %max_y_load" [obj_detect.cpp:582]   --->   Operation 73 'zext' 'zext_ln582_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.91ns)   --->   "%add_ln582 = add i9 %zext_ln582_1, i9 %zext_ln582" [obj_detect.cpp:582]   --->   Operation 74 'add' 'add_ln582' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln582, i32 1, i32 8" [obj_detect.cpp:582]   --->   Operation 75 'partselect' 'lshr_ln1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln581_2 = zext i9 %lshr_ln" [obj_detect.cpp:581]   --->   Operation 76 'zext' 'zext_ln581_2' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln582_2 = zext i8 %lshr_ln1" [obj_detect.cpp:582]   --->   Operation 77 'zext' 'zext_ln582_2' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %lshr_ln1, i8 0" [obj_detect.cpp:583]   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln583 = zext i16 %tmp_s" [obj_detect.cpp:583]   --->   Operation 79 'zext' 'zext_ln583' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lshr_ln1, i6 0" [obj_detect.cpp:583]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln583_1 = zext i14 %tmp_1" [obj_detect.cpp:583]   --->   Operation 81 'zext' 'zext_ln583_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln583 = add i17 %zext_ln583, i17 %zext_ln583_1" [obj_detect.cpp:583]   --->   Operation 82 'add' 'add_ln583' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln583_2 = zext i9 %lshr_ln" [obj_detect.cpp:583]   --->   Operation 83 'zext' 'zext_ln583_2' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln583_1 = add i17 %add_ln583, i17 %zext_ln583_2" [obj_detect.cpp:583]   --->   Operation 84 'add' 'add_ln583_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln583_3 = zext i17 %add_ln583_1" [obj_detect.cpp:583]   --->   Operation 85 'zext' 'zext_ln583_3' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln583_3" [obj_detect.cpp:583]   --->   Operation 86 'getelementptr' 'imgB_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln583_3" [obj_detect.cpp:583]   --->   Operation 87 'getelementptr' 'imgG_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln583_3" [obj_detect.cpp:583]   --->   Operation 88 'getelementptr' 'imgR_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:583]   --->   Operation 89 'load' 'R' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 90 [2/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:583]   --->   Operation 90 'load' 'G' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:583]   --->   Operation 91 'load' 'B' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln584 = add i10 %zext_ln581_2, i10 864" [obj_detect.cpp:584]   --->   Operation 92 'add' 'add_ln584' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln584 = sext i10 %add_ln584" [obj_detect.cpp:584]   --->   Operation 93 'sext' 'sext_ln584' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln584 = zext i16 %count_1" [obj_detect.cpp:584]   --->   Operation 94 'zext' 'zext_ln584' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%obj_x_addr = getelementptr i16 %obj_x, i64 0, i64 %zext_ln584" [obj_detect.cpp:584]   --->   Operation 95 'getelementptr' 'obj_x_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln584 = store i16 %sext_ln584, i5 %obj_x_addr" [obj_detect.cpp:584]   --->   Operation 96 'store' 'store_ln584' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 97 [1/1] (1.91ns)   --->   "%sub_ln585 = sub i9 120, i9 %zext_ln582_2" [obj_detect.cpp:585]   --->   Operation 97 'sub' 'sub_ln585' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln585 = sext i9 %sub_ln585" [obj_detect.cpp:585]   --->   Operation 98 'sext' 'sext_ln585' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%obj_y_addr = getelementptr i16 %obj_y, i64 0, i64 %zext_ln584" [obj_detect.cpp:585]   --->   Operation 99 'getelementptr' 'obj_y_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln585 = store i16 %sext_ln585, i5 %obj_y_addr" [obj_detect.cpp:585]   --->   Operation 100 'store' 'store_ln585' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln578 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %count_out, i16 %count_1" [obj_detect.cpp:578]   --->   Operation 114 'write' 'write_ln578' <Predicate = (!and_ln578)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (!and_ln578)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:583]   --->   Operation 101 'load' 'R' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:583]   --->   Operation 102 'load' 'G' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:583]   --->   Operation 103 'load' 'B' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 104 [1/1] (1.91ns)   --->   "%icmp_ln341 = icmp_ugt  i8 %G, i8 %R" [obj_detect.cpp:341->obj_detect.cpp:583]   --->   Operation 104 'icmp' 'icmp_ln341' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.91ns)   --->   "%icmp_ln341_1 = icmp_ugt  i8 %G, i8 %B" [obj_detect.cpp:341->obj_detect.cpp:583]   --->   Operation 105 'icmp' 'icmp_ln341_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.91ns)   --->   "%icmp_ln341_2 = icmp_ugt  i8 %G, i8 80" [obj_detect.cpp:341->obj_detect.cpp:583]   --->   Operation 106 'icmp' 'icmp_ln341_2' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln341_1)   --->   "%and_ln341 = and i1 %icmp_ln341_1, i1 %icmp_ln341_2" [obj_detect.cpp:341->obj_detect.cpp:583]   --->   Operation 107 'and' 'and_ln341' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln341_1 = and i1 %and_ln341, i1 %icmp_ln341" [obj_detect.cpp:341->obj_detect.cpp:583]   --->   Operation 108 'and' 'and_ln341_1' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%center_is_green_addr = getelementptr i1 %center_is_green, i64 0, i64 %zext_ln580" [obj_detect.cpp:583]   --->   Operation 109 'getelementptr' 'center_is_green_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln583 = store i1 %and_ln341_1, i9 %center_is_green_addr" [obj_detect.cpp:583]   --->   Operation 110 'store' 'store_ln583' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%obj_is_green_addr = getelementptr i1 %obj_is_green, i64 0, i64 %zext_ln584" [obj_detect.cpp:586]   --->   Operation 111 'getelementptr' 'obj_is_green_addr' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln586 = store i1 %and_ln341_1, i5 %obj_is_green_addr" [obj_detect.cpp:586]   --->   Operation 112 'store' 'store_ln586' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 32> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln588 = br void %for.inc640" [obj_detect.cpp:588]   --->   Operation 113 'br' 'br_ln588' <Predicate = (icmp_ln580 & is_external_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ next_label_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ obj_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ obj_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ obj_is_green]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ parent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ is_external]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ min_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ min_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgR]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgG]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgB]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ center_is_green]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca        ) [ 01100000]
count                (alloca        ) [ 01110000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specmemcore_ln0      (specmemcore   ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
next_label_5_read    (read          ) [ 00000000]
store_ln0            (store         ) [ 00000000]
store_ln0            (store         ) [ 00000000]
br_ln0               (br            ) [ 00000000]
i_1                  (load          ) [ 00100000]
count_1              (load          ) [ 01111100]
icmp_ln578           (icmp          ) [ 00000000]
tmp                  (partselect    ) [ 00000000]
icmp_ln578_1         (icmp          ) [ 00000000]
and_ln578            (and           ) [ 01111100]
br_ln578             (br            ) [ 00000000]
zext_ln580           (zext          ) [ 01111111]
parent_addr          (getelementptr ) [ 00100000]
specpipeline_ln579   (specpipeline  ) [ 00000000]
specloopname_ln578   (specloopname  ) [ 00000000]
parent_load          (load          ) [ 00000000]
icmp_ln580           (icmp          ) [ 01111111]
br_ln580             (br            ) [ 00000000]
is_external_addr     (getelementptr ) [ 01010000]
i_2                  (add           ) [ 00000000]
store_ln578          (store         ) [ 00000000]
br_ln578             (br            ) [ 00000000]
is_external_load     (load          ) [ 01111111]
br_ln580             (br            ) [ 00000000]
min_x_addr           (getelementptr ) [ 00101000]
max_x_addr           (getelementptr ) [ 00101000]
min_y_addr           (getelementptr ) [ 00101000]
max_y_addr           (getelementptr ) [ 00101000]
count_2              (add           ) [ 00000000]
store_ln588          (store         ) [ 00000000]
min_x_load           (load          ) [ 00000000]
zext_ln581           (zext          ) [ 00000000]
max_x_load           (load          ) [ 00000000]
zext_ln581_1         (zext          ) [ 00000000]
add_ln581            (add           ) [ 00000000]
lshr_ln              (partselect    ) [ 01000100]
min_y_load           (load          ) [ 00000000]
zext_ln582           (zext          ) [ 00000000]
max_y_load           (load          ) [ 00000000]
zext_ln582_1         (zext          ) [ 00000000]
add_ln582            (add           ) [ 00000000]
lshr_ln1             (partselect    ) [ 01000100]
zext_ln581_2         (zext          ) [ 00000000]
zext_ln582_2         (zext          ) [ 00000000]
tmp_s                (bitconcatenate) [ 00000000]
zext_ln583           (zext          ) [ 00000000]
tmp_1                (bitconcatenate) [ 00000000]
zext_ln583_1         (zext          ) [ 00000000]
add_ln583            (add           ) [ 00000000]
zext_ln583_2         (zext          ) [ 00000000]
add_ln583_1          (add           ) [ 00000000]
zext_ln583_3         (zext          ) [ 00000000]
imgB_addr            (getelementptr ) [ 00100010]
imgG_addr            (getelementptr ) [ 00100010]
imgR_addr            (getelementptr ) [ 00100010]
add_ln584            (add           ) [ 00000000]
sext_ln584           (sext          ) [ 00000000]
zext_ln584           (zext          ) [ 01100011]
obj_x_addr           (getelementptr ) [ 00000000]
store_ln584          (store         ) [ 00000000]
sub_ln585            (sub           ) [ 00000000]
sext_ln585           (sext          ) [ 00000000]
obj_y_addr           (getelementptr ) [ 00000000]
store_ln585          (store         ) [ 00000000]
R                    (load          ) [ 00000000]
G                    (load          ) [ 00000000]
B                    (load          ) [ 00000000]
icmp_ln341           (icmp          ) [ 00000000]
icmp_ln341_1         (icmp          ) [ 00000000]
icmp_ln341_2         (icmp          ) [ 00000000]
and_ln341            (and           ) [ 00000000]
and_ln341_1          (and           ) [ 01000001]
center_is_green_addr (getelementptr ) [ 00000000]
store_ln583          (store         ) [ 00000000]
obj_is_green_addr    (getelementptr ) [ 00000000]
store_ln586          (store         ) [ 00000000]
br_ln588             (br            ) [ 00000000]
write_ln578          (write         ) [ 00000000]
ret_ln0              (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="next_label_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_label_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="obj_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_x"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="obj_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="obj_is_green">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_is_green"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="count_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="parent">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="is_external">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_external"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="min_x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_x">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="min_y">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_y">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="imgR">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgR"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="imgG">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgG"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="imgB">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="center_is_green">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_is_green"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="count_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="next_label_5_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_label_5_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln578_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="4"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln578/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="parent_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parent_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="is_external_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="1"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="is_external_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_external_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="min_x_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="2"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_x_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_x_load/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="max_x_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="2"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_x_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_x_load/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="min_y_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="2"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_y_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_y_load/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_y_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="2"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_y_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_y_load/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="imgB_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="17" slack="0"/>
<pin id="205" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgB_addr/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="imgG_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="17" slack="0"/>
<pin id="212" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgG_addr/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="imgR_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="17" slack="0"/>
<pin id="219" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgR_addr/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="17" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="17" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="obj_x_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_x_addr/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln584_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="obj_y_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="16" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_y_addr/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln585_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln585/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="center_is_green_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="6"/>
<pin id="270" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="center_is_green_addr/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln583_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="9" slack="1"/>
<pin id="279" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="281" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln583/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="obj_is_green_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="16" slack="2"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_is_green_addr/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln586_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_1_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="count_1_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln578_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln578/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln578_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="11" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln578_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln578_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln578/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln580_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln580_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="1"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="i_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln578_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="1"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="count_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="2"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_2/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln588_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="2"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln588/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln581_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln581/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln581_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln581_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln581_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lshr_ln_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="0" index="3" bw="5" slack="0"/>
<pin id="389" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln582_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln582_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln582_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="lshr_ln1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="0" index="3" bw="5" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln581_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="1"/>
<pin id="420" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln581_2/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln582_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_2/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="1"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln583_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln583/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln583_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln583_1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln583_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="14" slack="0"/>
<pin id="449" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln583/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln583_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="1"/>
<pin id="454" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln583_2/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln583_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="17" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln583_1/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln583_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="17" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln583_3/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln584_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln584/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln584_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln584/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln584_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="4"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln584/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln585_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln585/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln585_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln585/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln341_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln341_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341_1/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln341_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341_2/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln341_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln341/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln341_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln341_1/6 "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="532" class="1005" name="count_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="count_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="2"/>
<pin id="547" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="and_ln578_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln578 "/>
</bind>
</comp>

<comp id="556" class="1005" name="zext_ln580_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln580 "/>
</bind>
</comp>

<comp id="566" class="1005" name="parent_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="parent_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln580_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln580 "/>
</bind>
</comp>

<comp id="575" class="1005" name="is_external_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="1"/>
<pin id="577" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="is_external_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="is_external_load_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_external_load "/>
</bind>
</comp>

<comp id="584" class="1005" name="min_x_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="1"/>
<pin id="586" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="min_x_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="max_x_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="1"/>
<pin id="591" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_x_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="min_y_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="1"/>
<pin id="596" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="min_y_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="max_y_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="1"/>
<pin id="601" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_y_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="lshr_ln_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="1"/>
<pin id="606" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="610" class="1005" name="lshr_ln1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="imgB_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="17" slack="1"/>
<pin id="619" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="imgB_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="imgG_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="17" slack="1"/>
<pin id="624" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="imgG_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="imgR_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="17" slack="1"/>
<pin id="629" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="imgR_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="zext_ln584_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="2"/>
<pin id="634" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln584 "/>
</bind>
</comp>

<comp id="637" class="1005" name="and_ln341_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln341_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="100" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="68" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="208" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="201" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="282"><net_src comp="266" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="110" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="309" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="312" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="306" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="349"><net_src comp="130" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="156" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="169" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="182" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="195" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="30" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="88" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="90" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="431" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="472"><net_src comp="418" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="94" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="488"><net_src comp="96" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="421" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="499"><net_src comp="228" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="222" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="228" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="234" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="228" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="98" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="501" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="495" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="102" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="535"><net_src comp="106" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="542"><net_src comp="306" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="548"><net_src comp="309" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="555"><net_src comp="334" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="340" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="569"><net_src comp="123" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="574"><net_src comp="345" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="136" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="583"><net_src comp="143" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="149" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="592"><net_src comp="162" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="597"><net_src comp="175" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="602"><net_src comp="188" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="607"><net_src comp="384" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="613"><net_src comp="408" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="620"><net_src comp="201" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="625"><net_src comp="208" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="630"><net_src comp="215" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="635"><net_src comp="479" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="640"><net_src comp="519" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="290" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: obj_x | {5 }
	Port: obj_y | {5 }
	Port: obj_is_green | {7 }
	Port: count_out | {5 }
	Port: parent | {}
	Port: is_external | {}
	Port: min_x | {}
	Port: max_x | {}
	Port: min_y | {}
	Port: max_y | {}
	Port: imgR | {}
	Port: imgG | {}
	Port: imgB | {}
	Port: center_is_green | {7 }
 - Input state : 
	Port: hls_object_green_classification_Pipeline_pass_4 : next_label_5 | {1 }
	Port: hls_object_green_classification_Pipeline_pass_4 : obj_x | {}
	Port: hls_object_green_classification_Pipeline_pass_4 : obj_y | {}
	Port: hls_object_green_classification_Pipeline_pass_4 : obj_is_green | {}
	Port: hls_object_green_classification_Pipeline_pass_4 : parent | {1 2 }
	Port: hls_object_green_classification_Pipeline_pass_4 : is_external | {2 3 }
	Port: hls_object_green_classification_Pipeline_pass_4 : min_x | {3 4 }
	Port: hls_object_green_classification_Pipeline_pass_4 : max_x | {3 4 }
	Port: hls_object_green_classification_Pipeline_pass_4 : min_y | {3 4 }
	Port: hls_object_green_classification_Pipeline_pass_4 : max_y | {3 4 }
	Port: hls_object_green_classification_Pipeline_pass_4 : imgR | {5 6 }
	Port: hls_object_green_classification_Pipeline_pass_4 : imgG | {5 6 }
	Port: hls_object_green_classification_Pipeline_pass_4 : imgB | {5 6 }
	Port: hls_object_green_classification_Pipeline_pass_4 : center_is_green | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		count_1 : 1
		icmp_ln578 : 2
		tmp : 2
		icmp_ln578_1 : 3
		and_ln578 : 4
		br_ln578 : 4
		zext_ln580 : 2
		parent_addr : 3
		parent_load : 4
	State 2
		icmp_ln580 : 1
		br_ln580 : 2
		is_external_load : 1
		store_ln578 : 1
	State 3
		br_ln580 : 1
		min_x_load : 1
		max_x_load : 1
		min_y_load : 1
		max_y_load : 1
		store_ln588 : 1
	State 4
		zext_ln581 : 1
		zext_ln581_1 : 1
		add_ln581 : 2
		lshr_ln : 3
		zext_ln582 : 1
		zext_ln582_1 : 1
		add_ln582 : 2
		lshr_ln1 : 3
	State 5
		zext_ln583 : 1
		zext_ln583_1 : 1
		add_ln583 : 2
		add_ln583_1 : 3
		zext_ln583_3 : 4
		imgB_addr : 5
		imgG_addr : 5
		imgR_addr : 5
		R : 6
		G : 6
		B : 6
		add_ln584 : 1
		sext_ln584 : 2
		obj_x_addr : 1
		store_ln584 : 3
		sub_ln585 : 1
		sext_ln585 : 2
		obj_y_addr : 1
		store_ln585 : 3
	State 6
		icmp_ln341 : 1
		icmp_ln341_1 : 1
		icmp_ln341_2 : 1
		and_ln341 : 2
		and_ln341_1 : 2
	State 7
		store_ln583 : 1
		store_ln586 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i_2_fu_350          |    0    |    23   |
|          |         count_2_fu_360        |    0    |    23   |
|          |        add_ln581_fu_378       |    0    |    14   |
|    add   |        add_ln582_fu_402       |    0    |    15   |
|          |        add_ln583_fu_446       |    0    |    16   |
|          |       add_ln583_1_fu_455      |    0    |    17   |
|          |        add_ln584_fu_468       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln578_fu_312       |    0    |    23   |
|          |      icmp_ln578_1_fu_328      |    0    |    12   |
|   icmp   |       icmp_ln580_fu_345       |    0    |    23   |
|          |       icmp_ln341_fu_495       |    0    |    15   |
|          |      icmp_ln341_1_fu_501      |    0    |    15   |
|          |      icmp_ln341_2_fu_507      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln585_fu_484       |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        and_ln578_fu_334       |    0    |    2    |
|    and   |        and_ln341_fu_513       |    0    |    2    |
|          |       and_ln341_1_fu_519      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   | next_label_5_read_read_fu_110 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln578_write_fu_116   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_318          |    0    |    0    |
|partselect|         lshr_ln_fu_384        |    0    |    0    |
|          |        lshr_ln1_fu_408        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln580_fu_340       |    0    |    0    |
|          |       zext_ln581_fu_370       |    0    |    0    |
|          |      zext_ln581_1_fu_374      |    0    |    0    |
|          |       zext_ln582_fu_394       |    0    |    0    |
|          |      zext_ln582_1_fu_398      |    0    |    0    |
|   zext   |      zext_ln581_2_fu_418      |    0    |    0    |
|          |      zext_ln582_2_fu_421      |    0    |    0    |
|          |       zext_ln583_fu_431       |    0    |    0    |
|          |      zext_ln583_1_fu_442      |    0    |    0    |
|          |      zext_ln583_2_fu_452      |    0    |    0    |
|          |      zext_ln583_3_fu_461      |    0    |    0    |
|          |       zext_ln584_fu_479       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_s_fu_424         |    0    |    0    |
|          |          tmp_1_fu_435         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln584_fu_474       |    0    |    0    |
|          |       sext_ln585_fu_490       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   246   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   and_ln341_1_reg_637  |    1   |
|    and_ln578_reg_552   |    1   |
|     count_1_reg_545    |   16   |
|      count_reg_532     |   16   |
|       i_1_reg_539      |   16   |
|        i_reg_525       |   16   |
|   icmp_ln580_reg_571   |    1   |
|    imgB_addr_reg_617   |   17   |
|    imgG_addr_reg_622   |   17   |
|    imgR_addr_reg_627   |   17   |
|is_external_addr_reg_575|    9   |
|is_external_load_reg_580|    1   |
|    lshr_ln1_reg_610    |    8   |
|     lshr_ln_reg_604    |    9   |
|   max_x_addr_reg_589   |    9   |
|   max_y_addr_reg_599   |    9   |
|   min_x_addr_reg_584   |    9   |
|   min_y_addr_reg_594   |    9   |
|   parent_addr_reg_566  |    9   |
|   zext_ln580_reg_556   |   64   |
|   zext_ln584_reg_632   |   64   |
+------------------------+--------+
|          Total         |   318  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_222 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_228 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_234 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   210  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   246  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   318  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   318  |   327  |
+-----------+--------+--------+--------+
