*************************************************************

  Device    [devAPMTEST]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
gate
device devAPMTEST : device APM
{
    parameter
    (
        config int OP_MULT_A          := 27,
        config int OP_MULT_B          := 27,
        config bit SEL_SZO            := 1'b0,
        config bit SEL_SYO            := 1'b0,
        config string ALU_MODE           := "ENABLE",
        config bit CTRL_IRBYP_4_OP8   := 1'b1,
        config bit CTRL_IRBYP_1_OP7   := 1'b1,
        config bit CTRL_IRBYP_0_OP0   := 1'b1,
        config bit CTRL_PRBYP_2_OP8   := 1'b1, // CTRL_PRBYP       => 3'b111,
        config bit CTRL_PRBYP_1_OP7   := 1'b1,
        config bit CTRL_PRBYP_0_OP0   := 1'b1,
        config bit OR_BYP_0_A         := 1'b1,
        config bit OR_BYP_1_A         := 1'b1,
        config bit OR_BYP_2_B         := 1'b1,
        config bit OR_BYP_3_B         := 1'b1,
        config bit TERNARY            := 1'b0,
        config bit RTI[63:0]           = 64'h0000000000000000,
        config bit OPCD_DYN_POL[10:0] := 11'b1111_110_11_11,
        config bit OPCD[10:0]         := 11'b0100_110_11_11,
        config bit OPCD_DYN_SEL[10:0]  = 11'b0000_000_00_00,
        config bit IRDSEL_B[1:0]      := 2'b00,
        config bit SOURCEB[1:0]       := 2'b00,
        config bit IR_BYP_2_YA        := 1'b1,
        config bit IR_BYP_3_YA        := 1'b1,
        config bit IR_BYP_9_YB        := 1'b1,
        config bit IR_BYP_10_YB       := 1'b1,
        config bit OPCD_BYP[8:0]      := 9'b000110000,
        config bit DXIA_PSE[16:0]     := 17'h0_0000 ,
        config bit DXIB_PSE[16:0]     := 17'h0_0000 ,
        config bit DYIA_PSE[16:0]     := 17'h0_0000 ,
        config bit DYIB_PSE[16:0]     := 17'h0_0000 ,
        config bit DZIA_PSE[31:0]     := 32'h0000_0000 ,
        config bit DZIB_PSE[30:0]     := 31'h0000_0000 ,
        config bit PSE64              := 1'b0 ,
        config bit IRDSEL_C[1:0]      := 2'b00,
        config bit SOURCEC[1:0]       := 2'b00,
        config bit DBYP_C[1:0]        := 2'b00,
        config bit IR_BYP_4_ZA        := 1'b1,
        config bit IR_BYP_5_ZA        := 1'b1,
        config bit IR_BYP_11_ZB       := 1'b1,
        config bit IR_BYP_12_ZB       := 1'b1,
        config bit DXIA_SIGNED_POL    := 1'b1,
        config bit DYIA_SIGNED_POL    := 1'b1,
        config bit DZIA_SIGNED_POL    := 1'b1,
        config bit DXIB_SIGNED_POL    := 1'b1,
        config bit DYIB_SIGNED_POL    := 1'b1,
        config bit DZIB_SIGNED_POL    := 1'b1,
        config bit OR2CASCADE_EN      := 1'b1
    )
    port
    (
        input  APM_OP_IR[8:0]    = 9'h1ff,
        input  APM_OP_POST[10:0] = 11'h7ff,
        input  DXIA[17:0]  = 18'h3_ffff,
        input  DXIA_SIGNED = 1'b1,
        input  DYIA[17:0]  = 18'h3_ffff,
        input  DYIA_SIGNED = 1'b1,
        input  DZIA[31:0]  = 32'hffff_ffff,
        input  DZIA_SIGNED = 1'b1,
        input  DXIB[17:0]  = 18'h3_ffff,
        input  DXIB_SIGNED = 1'b1,
        input  DYIB[17:0]  = 18'h3_ffff,
        input  DYIB_SIGNED = 1'b1,
        input  DZIB[31:0]  = 32'hffff_ffff,
        input  DZIB_SIGNED = 1'b1,

        output CPO[64:0],
        output CYO[26:0],
        output CZO[26:0],
        output CPO_SIGNED,
        output CYO_SIGNED,
        output CZO_SIGNED
    );
};

structure netlist of devAPMTEST
{
   device DUM_INST APM9A ;
   device DUM_INST APM9A18A ;
   device DUM_INST APM9B ;
   device DUM_INST APM9B18B ;
};


timing tnl of devAPMTEST
{
    CYO_SIGNED <= DYIA_SIGNED;
    CZO_SIGNED <= DZIA_SIGNED;
    int i = 0;
    for (i = 0; i < 27; i += 1)
    {
        string strVal;
        sprintf(strVal, "apm_cyo_buf_%d", i);
        operator V_BUF *strVal
        port map (
            I => (i >= 18) ? DYIB[i - 18] : DYIA[i],
            Z => CYO[i]
        );

        sprintf(strVal, "apm_czo_buf_%d", i);
        operator V_BUF *strVal
        port map (
            I => (i >= 18) ? DZIB[i - 18] : DZIA[i],
            Z => CZO[i]
        );
    }

    if ((OPCD_DYN_SEL == 11'b0000_001_00_00) || 
        (OPCD_DYN_SEL == 11'b0000_000_00_00))
    {
        bit need_pol = (OPCD_DYN_SEL == 11'b0000_000_00_00) ? 1'b1 : 1'b0;
        bit need_buf = 1'b0;
        for (i = 0; i < 65; i += 1)
        {
            if (need_buf == 1'b1)
            {
                need_buf = 1'b0;
            }
            if (i < 64)
            {
                if (RTI[i] == 1'b1)
                {
                    if (need_pol == 1'b1)
                    {
                       need_buf = 1'b1;
                    }
                    need_pol = 1'b0;
                }
            }
            else
            {
                need_pol = 1'b0;
            }

            //if ((i < 64) && (need_pol == 1'b1) && (RTI[i] == 1'b0))
            if (need_pol == 1'b1)
            {
                string strVal;
                sprintf(strVal, "apm_cpo_inv_%d", i);
                operator V_INV *strVal
                port map (
                    I => APM_OP_POST[4],
                    Z => CPO[i]
                );
            }
            else
            {
                string strVal;
                sprintf(strVal, "apm_cpo_buf_%d", i);
                operator V_BUF *strVal
                port map (
                    I => (i == 64) ? 1'b0 :  // only [63:0] is used.
                         (need_buf == 1'b1)  ? APM_OP_POST[4] :
                         (RTI[i] == 1'b1) ? 1'b1 : 1'b0,
                    Z => CPO[i]
                );

            }
        }
    }
};
