{"vcs1":{"timestamp_begin":1681313788.532050410, "rt":0.88, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681313789.448576501, "rt":1.06, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681313790.534247577, "rt":1.14, "ut":0.06, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681313788.192134922}
{"VCS_COMP_START_TIME": 1681313788.192134922}
{"VCS_COMP_END_TIME": 1681313792.698551361}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
