 arch	                              circuit	      script_params	  vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	 
 k4_N4_90nm_default_fc_pinloc.xml	  diffeq.blif	  common	         7.63	                   	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           417	      64	      -1	            -1	        success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  53096	        64	                  39	                   1935	                 1974	                   1	                   1104	                  520	                     23	            23	             529	                clb	                        auto	         0.40	       10159	                  1.73	        0.01	               6.77352	         -1386.08	              -6.77352	              6.77352	                                                        0.00250286	                         0.00188105	             0.258536	                          0.187729	              24	              12378	              23	                                      983127	                  929624	                 797780.	                            1508.09	                               3.02	                       0.606359	                                   0.473224	                       11000	                        22	                                 7011	                         23579	                               1586634	                      386417	                     7.02328	              7.02328	                                             -1530.13	   -7.02328	   0	         0	         1.04508e+06	                   1975.57	                          0.38	                  0.103392	                              0.0890467	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
