#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 11 19:30:03 2022
# Process ID: 2204
# Current directory: E:/lab5_pipeline/数据冒险+控制冒险+未上板
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2952 E:\lab5_pipeline\数据冒险+控制冒险+未上板\pipeline_cpu.xpr
# Log file: E:/lab5_pipeline/数据冒险+控制冒险+未上板/vivado.log
# Journal file: E:/lab5_pipeline/数据冒险+控制冒险+未上板\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/联想/OneDrive/桌面/test.coe/load_use_text.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/联想/OneDrive/桌面/test.coe/load_use_text2.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/lab5_pipeline/test.coe/hazard_text_2.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/lab5_pipeline/test.coe/hazard_text_2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../lab5_pipeline/test.coe/hazard_text_2.coe'
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
generate_target Simulation [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
export_ip_user_files -of_objects [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.ip_user_files -ipstatic_source_dir E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/modelsim} {questa=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/questa} {riviera=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text_2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/beq_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/lw.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/ branch.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'id_ex_regsrc' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard_branch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/xsim.dir/pipeline_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/xsim.dir/pipeline_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 11 19:31:36 2022. For additional details about this file, please refer to the WebTalk help file at D:/software/vivado/vivado2019.1/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 19:31:36 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 745.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_sim_behav -key {Behavioral:sim_1:Functional:pipeline_sim} -tclbatch {pipeline_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pipeline_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                35000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 761.785 ; gain = 15.996
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/pcin}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/im/spo}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/if_id1/command}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 764.453 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text_2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/beq_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/lw.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/ branch.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'id_ex_regsrc' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                35000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 764.453 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/pipeline_sim/pipeline1/cpuex/ir}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_data_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/single_text_mem.mif'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text_2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/fib_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_data.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/data_hazard_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/no_hazard _test - 副本.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/beq_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use_text2.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/lw.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/load_use.coe'
INFO: [SIM-utils-43] Exported 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim/ branch.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29c1fcfef0be43329fbf8395e0dafc77 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_sim_behav xil_defaultlib.pipeline_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'io_we' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:88]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'id_ex_regsrc' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file single_data_mem.mif
WARNING in pipeline_sim.pipeline1.cpuex.dm.inst at time                35000 ns: 
Reading from out-of-range address. Max address in pipeline_sim.pipeline1.cpuex.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 767.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 19:33:25 2022...
