Reading timing models for corner max_tt_025C_5v00…
Reading cell library for the 'max_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/51-openroad-fillinsertion/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/53-openroad-rcx/max/tt_um_felixfeierabend.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000688    0.561842 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011061    0.166581    0.732080    1.293922 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.166581    0.000115    1.294036 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008247    0.317819    0.243875    1.537911 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.317819    0.000195    1.538106 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003378    0.152803    0.141908    1.680014 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.152803    0.000033    1.680047 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.680047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000688    0.561842 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661842   clock uncertainty
                                  0.000000    0.661842   clock reconvergence pessimism
                                  0.125844    0.787686   library hold time
                                              0.787686   data required time
---------------------------------------------------------------------------------------------
                                              0.787686   data required time
                                             -1.680047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892362   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000376    0.561530 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016839    0.214505    0.770834    1.332363 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.214507    0.000464    1.332827 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004676    0.249012    0.207313    1.540140 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.249012    0.000090    1.540230 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003686    0.178511    0.163624    1.703855 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.178511    0.000037    1.703892 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.703892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000376    0.561530 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661530   clock uncertainty
                                  0.000000    0.661530   clock reconvergence pessimism
                                  0.120576    0.782105   library hold time
                                              0.782105   data required time
---------------------------------------------------------------------------------------------
                                              0.782105   data required time
                                             -1.703892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921787   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000382    0.561536 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016913    0.215135    0.771405    1.332941 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.215136    0.000349    1.333290 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005313    0.276566    0.212002    1.545292 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.276566    0.000108    1.545400 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004278    0.186050    0.174865    1.720264 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.186050    0.000087    1.720351 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.720351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000382    0.561536 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661536   clock uncertainty
                                  0.000000    0.661536   clock reconvergence pessimism
                                  0.119031    0.780567   library hold time
                                              0.780567   data required time
---------------------------------------------------------------------------------------------
                                              0.780567   data required time
                                             -1.720351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939785   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000671    0.561825 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019706    0.239263    0.790090    1.351915 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.239263    0.000156    1.352071 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005950    0.296477    0.282436    1.634507 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.296477    0.000125    1.634632 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003989    0.160312    0.145670    1.780302 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.160312    0.000042    1.780343 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.780343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000671    0.561825 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661825   clock uncertainty
                                  0.000000    0.661825   clock reconvergence pessimism
                                  0.124305    0.786130   library hold time
                                              0.786130   data required time
---------------------------------------------------------------------------------------------
                                              0.786130   data required time
                                             -1.780343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.994213   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000595    0.561749 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026672    0.497244    1.092787    1.654536 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.497244    0.000349    1.654885 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003881    0.185164    0.124758    1.779642 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.185164    0.000072    1.779714 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.779714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000595    0.561749 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661749   clock uncertainty
                                  0.000000    0.661749   clock reconvergence pessimism
                                  0.119212    0.780961   library hold time
                                              0.780961   data required time
---------------------------------------------------------------------------------------------
                                              0.780961   data required time
                                             -1.779714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.998753   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000595    0.561749 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026672    0.300352    0.832504    1.394253 v _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.300353    0.000374    1.394627 v _156_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006689    0.305898    0.317290    1.711917 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.305898    0.000148    1.712064 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004655    0.169079    0.154456    1.866520 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.169079    0.000057    1.866577 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.866577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000663    0.561817 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661817   clock uncertainty
                                  0.000000    0.661817   clock reconvergence pessimism
                                  0.122509    0.784326   library hold time
                                              0.784326   data required time
---------------------------------------------------------------------------------------------
                                              0.784326   data required time
                                             -1.866577   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082251   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000891    0.560507 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005476    0.181611    0.883918    1.444425 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.181611    0.000060    1.444485 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010908    0.196890    0.169416    1.613900 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.196890    0.000144    1.614045 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017603    0.361093    0.277013    1.891058 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _073_ (net)
                      0.361093    0.000219    1.891277 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003592    0.152713    0.112936    2.004213 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.152713    0.000067    2.004279 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.004279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000439    0.560055 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660055   clock uncertainty
                                  0.000000    0.660055   clock reconvergence pessimism
                                  0.125516    0.785571   library hold time
                                              0.785571   data required time
---------------------------------------------------------------------------------------------
                                              0.785571   data required time
                                             -2.004279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.218708   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436702    0.002327    4.485654 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.485654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000439    0.560055 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660055   clock uncertainty
                                  0.000000    0.660055   clock reconvergence pessimism
                                  0.371114    1.031169   library removal time
                                              1.031169   data required time
---------------------------------------------------------------------------------------------
                                              1.031169   data required time
                                             -4.485654   data arrival time
---------------------------------------------------------------------------------------------
                                              3.454485   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387731    0.003287    4.985049 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.985049   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000595    0.561749 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661749   clock uncertainty
                                  0.000000    0.661749   clock reconvergence pessimism
                                  0.367409    1.029158   library removal time
                                              1.029158   data required time
---------------------------------------------------------------------------------------------
                                              1.029158   data required time
                                             -4.985049   data arrival time
---------------------------------------------------------------------------------------------
                                              3.955892   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387761    0.003871    4.985633 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.985633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000663    0.561817 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661817   clock uncertainty
                                  0.000000    0.661817   clock reconvergence pessimism
                                  0.367411    1.029228   library removal time
                                              1.029228   data required time
---------------------------------------------------------------------------------------------
                                              1.029228   data required time
                                             -4.985633   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956405   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387768    0.004002    4.985765 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.985765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000671    0.561825 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661825   clock uncertainty
                                  0.000000    0.661825   clock reconvergence pessimism
                                  0.367412    1.029237   library removal time
                                              1.029237   data required time
---------------------------------------------------------------------------------------------
                                              1.029237   data required time
                                             -4.985765   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956529   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387799    0.004566    4.986329 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000688    0.561842 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661842   clock uncertainty
                                  0.000000    0.661842   clock reconvergence pessimism
                                  0.367415    1.029256   library removal time
                                              1.029256   data required time
---------------------------------------------------------------------------------------------
                                              1.029256   data required time
                                             -4.986329   data arrival time
---------------------------------------------------------------------------------------------
                                              3.957072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387807    0.004705    4.986467 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000891    0.560507 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660507   clock uncertainty
                                  0.000000    0.660507   clock reconvergence pessimism
                                  0.367117    1.027624   library removal time
                                              1.027624   data required time
---------------------------------------------------------------------------------------------
                                              1.027624   data required time
                                             -4.986467   data arrival time
---------------------------------------------------------------------------------------------
                                              3.958843   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387813    0.004807    4.986569 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000887    0.560503 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660503   clock uncertainty
                                  0.000000    0.660503   clock reconvergence pessimism
                                  0.367118    1.027620   library removal time
                                              1.027620   data required time
---------------------------------------------------------------------------------------------
                                              1.027620   data required time
                                             -4.986569   data arrival time
---------------------------------------------------------------------------------------------
                                              3.958949   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387818    0.004893    4.986655 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000852    0.560468 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660468   clock uncertainty
                                  0.000000    0.660468   clock reconvergence pessimism
                                  0.367118    1.027586   library removal time
                                              1.027586   data required time
---------------------------------------------------------------------------------------------
                                              1.027586   data required time
                                             -4.986655   data arrival time
---------------------------------------------------------------------------------------------
                                              3.959069   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387822    0.004950    4.986712 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000681    0.560296 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660296   clock uncertainty
                                  0.000000    0.660296   clock reconvergence pessimism
                                  0.367118    1.027415   library removal time
                                              1.027415   data required time
---------------------------------------------------------------------------------------------
                                              1.027415   data required time
                                             -4.986712   data arrival time
---------------------------------------------------------------------------------------------
                                              3.959298   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353615    0.001551    5.456279 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000382    0.561536 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661536   clock uncertainty
                                  0.000000    0.661536   clock reconvergence pessimism
                                  0.364623    1.026158   library removal time
                                              1.026158   data required time
---------------------------------------------------------------------------------------------
                                              1.026158   data required time
                                             -5.456279   data arrival time
---------------------------------------------------------------------------------------------
                                              4.430120   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353615    0.001557    5.456285 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048    0.323462 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237692    0.561154 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000376    0.561530 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.661530   clock uncertainty
                                  0.000000    0.661530   clock reconvergence pessimism
                                  0.364623    1.026152   library removal time
                                              1.026152   data required time
---------------------------------------------------------------------------------------------
                                              1.026152   data required time
                                             -5.456285   data arrival time
---------------------------------------------------------------------------------------------
                                              4.430133   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353617    0.001767    5.456494 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000453    0.560069 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660069   clock uncertainty
                                  0.000000    0.660069   clock reconvergence pessimism
                                  0.364322    1.024391   library removal time
                                              1.024391   data required time
---------------------------------------------------------------------------------------------
                                              1.024391   data required time
                                             -5.456494   data arrival time
---------------------------------------------------------------------------------------------
                                              4.432103   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353618    0.001798    5.456526 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027456    0.145396    0.068625    0.068625 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000    0.068625 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790    0.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001013    0.323428 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188    0.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000208    0.559823 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659823   clock uncertainty
                                  0.000000    0.659823   clock reconvergence pessimism
                                  0.364322    1.024146   library removal time
                                              1.024146   data required time
---------------------------------------------------------------------------------------------
                                              1.024146   data required time
                                             -5.456526   data arrival time
---------------------------------------------------------------------------------------------
                                              4.432380   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000414    4.650814 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004278    0.401513    0.289634    4.940448 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.401513    0.000087    4.940536 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.940536   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000382   20.561537 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461536   clock uncertainty
                                  0.000000   20.461536   clock reconvergence pessimism
                                 -0.352886   20.108652   library setup time
                                             20.108652   data required time
---------------------------------------------------------------------------------------------
                                             20.108652   data required time
                                             -4.940536   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168116   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000430    4.650831 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003686    0.384399    0.276084    4.926914 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.384399    0.000037    4.926951 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.926951   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000375   20.561529 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461531   clock uncertainty
                                  0.000000   20.461531   clock reconvergence pessimism
                                 -0.350260   20.111269   library setup time
                                             20.111269   data required time
---------------------------------------------------------------------------------------------
                                             20.111269   data required time
                                             -4.926951   data arrival time
---------------------------------------------------------------------------------------------
                                             15.184319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353618    0.001798    5.456526 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456526   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000208   20.559824 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459826   clock uncertainty
                                  0.000000   20.459826   clock reconvergence pessimism
                                  0.206693   20.666517   library recovery time
                                             20.666517   data required time
---------------------------------------------------------------------------------------------
                                             20.666517   data required time
                                             -5.456526   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209991   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353617    0.001767    5.456494 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456494   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000453   20.560070 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460070   clock uncertainty
                                  0.000000   20.460070   clock reconvergence pessimism
                                  0.206693   20.666763   library recovery time
                                             20.666763   data required time
---------------------------------------------------------------------------------------------
                                             20.666763   data required time
                                             -5.456494   data arrival time
---------------------------------------------------------------------------------------------
                                             15.210269   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353615    0.001557    5.456285 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456285   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000375   20.561529 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461531   clock uncertainty
                                  0.000000   20.461531   clock reconvergence pessimism
                                  0.206970   20.668501   library recovery time
                                             20.668501   data required time
---------------------------------------------------------------------------------------------
                                             20.668501   data required time
                                             -5.456285   data arrival time
---------------------------------------------------------------------------------------------
                                             15.212216   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353615    0.001551    5.456279 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456279   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000382   20.561537 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461536   clock uncertainty
                                  0.000000   20.461536   clock reconvergence pessimism
                                  0.206970   20.668507   library recovery time
                                             20.668507   data required time
---------------------------------------------------------------------------------------------
                                             20.668507   data required time
                                             -5.456279   data arrival time
---------------------------------------------------------------------------------------------
                                             15.212229   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000711    4.651111 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004655    0.270348    0.235745    4.886856 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.270348    0.000057    4.886913 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.886913   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000663   20.561817 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461817   clock uncertainty
                                  0.000000   20.461817   clock reconvergence pessimism
                                 -0.330566   20.131252   library setup time
                                             20.131252   data required time
---------------------------------------------------------------------------------------------
                                             20.131252   data required time
                                             -4.886913   data arrival time
---------------------------------------------------------------------------------------------
                                             15.244340   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000597    4.650998 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003989    0.256455    0.224099    4.875096 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.256455    0.000041    4.875137 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.875137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000670   20.561825 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461824   clock uncertainty
                                  0.000000   20.461824   clock reconvergence pessimism
                                 -0.327906   20.133921   library setup time
                                             20.133921   data required time
---------------------------------------------------------------------------------------------
                                             20.133921   data required time
                                             -4.875137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.258783   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000648    4.651049 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003881    0.253685    0.216128    4.867177 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.253685    0.000071    4.867248 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.867248   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000595   20.561750 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461750   clock uncertainty
                                  0.000000   20.461750   clock reconvergence pessimism
                                 -0.327375   20.134375   library setup time
                                             20.134375   data required time
---------------------------------------------------------------------------------------------
                                             20.134375   data required time
                                             -4.867248   data arrival time
---------------------------------------------------------------------------------------------
                                             15.267127   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000589    4.650989 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003378    0.240620    0.213398    4.864387 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.240620    0.000033    4.864419 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.864419   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000687   20.561842 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461843   clock uncertainty
                                  0.000000   20.461843   clock reconvergence pessimism
                                 -0.324873   20.136971   library setup time
                                             20.136971   data required time
---------------------------------------------------------------------------------------------
                                             20.136971   data required time
                                             -4.864419   data arrival time
---------------------------------------------------------------------------------------------
                                             15.272550   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000399    4.388043 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004353    0.241913    0.178602    4.566646 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.241913    0.000043    4.566689 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003592    0.318618    0.261934    4.828623 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.318618    0.000067    4.828690 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.828690   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000439   20.560055 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460056   clock uncertainty
                                  0.000000   20.460056   clock reconvergence pessimism
                                 -0.340083   20.119972   library setup time
                                             20.119972   data required time
---------------------------------------------------------------------------------------------
                                             20.119972   data required time
                                             -4.828690   data arrival time
---------------------------------------------------------------------------------------------
                                             15.291282   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387822    0.004950    4.986712 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986712   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000680   20.560297 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460297   clock uncertainty
                                  0.000000   20.460297   clock reconvergence pessimism
                                  0.201371   20.661669   library recovery time
                                             20.661669   data required time
---------------------------------------------------------------------------------------------
                                             20.661669   data required time
                                             -4.986712   data arrival time
---------------------------------------------------------------------------------------------
                                             15.674957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387818    0.004893    4.986655 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986655   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000853   20.560469 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460470   clock uncertainty
                                  0.000000   20.460470   clock reconvergence pessimism
                                  0.201371   20.661840   library recovery time
                                             20.661840   data required time
---------------------------------------------------------------------------------------------
                                             20.661840   data required time
                                             -4.986655   data arrival time
---------------------------------------------------------------------------------------------
                                             15.675186   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387813    0.004807    4.986569 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986569   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000886   20.560503 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460503   clock uncertainty
                                  0.000000   20.460503   clock reconvergence pessimism
                                  0.201372   20.661877   library recovery time
                                             20.661877   data required time
---------------------------------------------------------------------------------------------
                                             20.661877   data required time
                                             -4.986569   data arrival time
---------------------------------------------------------------------------------------------
                                             15.675307   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387807    0.004705    4.986467 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986467   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100369    0.000890   20.560507 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460506   clock uncertainty
                                  0.000000   20.460506   clock reconvergence pessimism
                                  0.201373   20.661880   library recovery time
                                             20.661880   data required time
---------------------------------------------------------------------------------------------
                                             20.661880   data required time
                                             -4.986467   data arrival time
---------------------------------------------------------------------------------------------
                                             15.675411   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387799    0.004566    4.986329 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.986329   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000687   20.561842 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461843   clock uncertainty
                                  0.000000   20.461843   clock reconvergence pessimism
                                  0.201644   20.663486   library recovery time
                                             20.663486   data required time
---------------------------------------------------------------------------------------------
                                             20.663486   data required time
                                             -4.986329   data arrival time
---------------------------------------------------------------------------------------------
                                             15.677157   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387768    0.004002    4.985765 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.985765   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000670   20.561825 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461824   clock uncertainty
                                  0.000000   20.461824   clock reconvergence pessimism
                                  0.201649   20.663473   library recovery time
                                             20.663473   data required time
---------------------------------------------------------------------------------------------
                                             20.663473   data required time
                                             -4.985765   data arrival time
---------------------------------------------------------------------------------------------
                                             15.677709   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387761    0.003871    4.985633 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.985633   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000663   20.561817 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461817   clock uncertainty
                                  0.000000   20.461817   clock reconvergence pessimism
                                  0.201650   20.663467   library recovery time
                                             20.663467   data required time
---------------------------------------------------------------------------------------------
                                             20.663467   data required time
                                             -4.985633   data arrival time
---------------------------------------------------------------------------------------------
                                             15.677835   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387731    0.003287    4.985049 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.985049   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102311    0.000595   20.561750 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461750   clock uncertainty
                                  0.000000   20.461750   clock reconvergence pessimism
                                  0.201654   20.663404   library recovery time
                                             20.663404   data required time
---------------------------------------------------------------------------------------------
                                             20.663404   data required time
                                             -4.985049   data arrival time
---------------------------------------------------------------------------------------------
                                             15.678355   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436702    0.002327    4.485654 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.485654   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000439   20.560055 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460056   clock uncertainty
                                  0.000000   20.460056   clock reconvergence pessimism
                                  0.193764   20.653820   library recovery time
                                             20.653820   data required time
---------------------------------------------------------------------------------------------
                                             20.653820   data required time
                                             -4.485654   data arrival time
---------------------------------------------------------------------------------------------
                                             16.168165   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050064    0.436661    0.440855    4.483327 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.436694    0.002088    4.485415 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087419    0.387626    0.496348    4.981763 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.387634    0.000741    4.982504 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078148    0.353612    0.472224    5.454728 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.353618    0.001798    5.456526 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.456526   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001014   20.323429 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032958    0.100368    0.236188   20.559616 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100368    0.000208   20.559824 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459826   clock uncertainty
                                  0.000000   20.459826   clock reconvergence pessimism
                                  0.206693   20.666517   library recovery time
                                             20.666517   data required time
---------------------------------------------------------------------------------------------
                                             20.666517   data required time
                                             -5.456526   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209991   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004303    0.118560    0.042712    4.042712 ^ ena (in)
                                                         ena (net)
                      0.118560    0.000000    4.042712 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019347    0.355717    0.344933    4.387644 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.355717    0.000485    4.388130 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035673    0.329749    0.262271    4.650400 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.329749    0.000414    4.650814 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004278    0.401513    0.289634    4.940448 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.401513    0.000087    4.940536 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.940536   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027456    0.145396    0.068624   20.068624 ^ clk (in)
                                                         clk (net)
                      0.145397    0.000000   20.068624 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050593    0.115545    0.253790   20.322414 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115548    0.001048   20.323463 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035199    0.102310    0.237693   20.561155 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102310    0.000382   20.561537 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.461536   clock uncertainty
                                  0.000000   20.461536   clock reconvergence pessimism
                                 -0.352886   20.108652   library setup time
                                             20.108652   data required time
---------------------------------------------------------------------------------------------
                                             20.108652   data required time
                                             -4.940536   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168116   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.950592e-04 9.228697e-05 1.372578e-08 5.873599e-04  42.8%
Combinational        6.187124e-05 5.659978e-05 1.568403e-08 1.184867e-04   8.6%
Clock                5.193533e-04 1.484363e-04 2.788323e-08 6.678175e-04  48.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.076284e-03 2.973230e-04 5.729303e-08 1.373664e-03 100.0%
                            78.4%        21.6%         0.0%
%OL_METRIC_F power__internal__total 0.0010762836318463087
%OL_METRIC_F power__switching__total 0.00029732295661233366
%OL_METRIC_F power__leakage__total 5.7293028987714933e-8
%OL_METRIC_F power__total 0.0013736638939008117

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_tt_025C_5v00 -0.10201854927375315
======================= max_tt_025C_5v00 Corner ===================================

Clock clk
0.559823 source latency _224_/CLK ^
-0.561842 target latency _221_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.102019 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_tt_025C_5v00 0.10178667918850244
======================= max_tt_025C_5v00 Corner ===================================

Clock clk
0.561842 source latency _221_/CLK ^
-0.560055 target latency _247_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101787 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_tt_025C_5v00 0.8923615432500159
max_tt_025C_5v00: 0.8923615432500159
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_tt_025C_5v00 15.168116081370025
max_tt_025C_5v00: 15.168116081370025
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_tt_025C_5v00 0
max_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_tt_025C_5v00 0.892362
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.559823         network latency _224_/CLK
        2.557944 network latency _238_/CLK
---------------
0.559823 2.557944 latency
        1.998121 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.373043         network latency _245_/CLK
        2.240342 network latency _238_/CLK
---------------
1.373043 2.240342 latency
        0.867300 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.516240         network latency _224_/CLK
        0.518395 network latency _221_/CLK
---------------
0.516240 0.518395 latency
        0.002156 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.97 fmax = 336.69
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/54-openroad-stapostpnr/max_tt_025C_5v00/tt_um_felixfeierabend__max_tt_025C_5v00.lib…
