[*]
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
[*] Sun May 14 13:14:43 2017
[*]
[dumpfile] "/users/greg/dev/rtl/build/axi4ls_regs_cosim.ghw"
[dumpfile_mtime] "Sun May 14 13:14:20 2017"
[dumpfile_size] 6093
[savefile] "/users/greg/dev/rtl/test/axi4ls_regs_cosim.gtkw"
[timestart] 0
[size] 1920 1161
[pos] -1 -1
*-22.489542 20280000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.axi4ls_regs.
[sst_width] 225
[signals_width] 207
[sst_expanded] 1
[sst_vpaned_height] 308
@28
top.axi4ls_regs.areset_n
top.axi4ls_regs.aclk
@200
-
-AXI write
-address
@28
top.axi4ls_regs.awvalid
top.axi4ls_regs.awready
@22
#{top.axi4ls_regs.awaddr[31:0]} top.axi4ls_regs.awaddr[31] top.axi4ls_regs.awaddr[30] top.axi4ls_regs.awaddr[29] top.axi4ls_regs.awaddr[28] top.axi4ls_regs.awaddr[27] top.axi4ls_regs.awaddr[26] top.axi4ls_regs.awaddr[25] top.axi4ls_regs.awaddr[24] top.axi4ls_regs.awaddr[23] top.axi4ls_regs.awaddr[22] top.axi4ls_regs.awaddr[21] top.axi4ls_regs.awaddr[20] top.axi4ls_regs.awaddr[19] top.axi4ls_regs.awaddr[18] top.axi4ls_regs.awaddr[17] top.axi4ls_regs.awaddr[16] top.axi4ls_regs.awaddr[15] top.axi4ls_regs.awaddr[14] top.axi4ls_regs.awaddr[13] top.axi4ls_regs.awaddr[12] top.axi4ls_regs.awaddr[11] top.axi4ls_regs.awaddr[10] top.axi4ls_regs.awaddr[9] top.axi4ls_regs.awaddr[8] top.axi4ls_regs.awaddr[7] top.axi4ls_regs.awaddr[6] top.axi4ls_regs.awaddr[5] top.axi4ls_regs.awaddr[4] top.axi4ls_regs.awaddr[3] top.axi4ls_regs.awaddr[2] top.axi4ls_regs.awaddr[1] top.axi4ls_regs.awaddr[0]
@200
-data
@28
top.axi4ls_regs.wvalid
top.axi4ls_regs.wready
@22
#{top.axi4ls_regs.wdata[31:0]} top.axi4ls_regs.wdata[31] top.axi4ls_regs.wdata[30] top.axi4ls_regs.wdata[29] top.axi4ls_regs.wdata[28] top.axi4ls_regs.wdata[27] top.axi4ls_regs.wdata[26] top.axi4ls_regs.wdata[25] top.axi4ls_regs.wdata[24] top.axi4ls_regs.wdata[23] top.axi4ls_regs.wdata[22] top.axi4ls_regs.wdata[21] top.axi4ls_regs.wdata[20] top.axi4ls_regs.wdata[19] top.axi4ls_regs.wdata[18] top.axi4ls_regs.wdata[17] top.axi4ls_regs.wdata[16] top.axi4ls_regs.wdata[15] top.axi4ls_regs.wdata[14] top.axi4ls_regs.wdata[13] top.axi4ls_regs.wdata[12] top.axi4ls_regs.wdata[11] top.axi4ls_regs.wdata[10] top.axi4ls_regs.wdata[9] top.axi4ls_regs.wdata[8] top.axi4ls_regs.wdata[7] top.axi4ls_regs.wdata[6] top.axi4ls_regs.wdata[5] top.axi4ls_regs.wdata[4] top.axi4ls_regs.wdata[3] top.axi4ls_regs.wdata[2] top.axi4ls_regs.wdata[1] top.axi4ls_regs.wdata[0]
@200
-response
@28
top.axi4ls_regs.bvalid
top.axi4ls_regs.bready
#{top.axi4ls_regs.bresp[1:0]} top.axi4ls_regs.bresp[1] top.axi4ls_regs.bresp[0]
@200
-internal
-
-registers
@28
top.axi4ls_regs.we_a
@29
top.axi4ls_regs.re_a
@22
#{top.axi4ls_regs.stor0_a[31:0]} top.axi4ls_regs.stor0_a[31] top.axi4ls_regs.stor0_a[30] top.axi4ls_regs.stor0_a[29] top.axi4ls_regs.stor0_a[28] top.axi4ls_regs.stor0_a[27] top.axi4ls_regs.stor0_a[26] top.axi4ls_regs.stor0_a[25] top.axi4ls_regs.stor0_a[24] top.axi4ls_regs.stor0_a[23] top.axi4ls_regs.stor0_a[22] top.axi4ls_regs.stor0_a[21] top.axi4ls_regs.stor0_a[20] top.axi4ls_regs.stor0_a[19] top.axi4ls_regs.stor0_a[18] top.axi4ls_regs.stor0_a[17] top.axi4ls_regs.stor0_a[16] top.axi4ls_regs.stor0_a[15] top.axi4ls_regs.stor0_a[14] top.axi4ls_regs.stor0_a[13] top.axi4ls_regs.stor0_a[12] top.axi4ls_regs.stor0_a[11] top.axi4ls_regs.stor0_a[10] top.axi4ls_regs.stor0_a[9] top.axi4ls_regs.stor0_a[8] top.axi4ls_regs.stor0_a[7] top.axi4ls_regs.stor0_a[6] top.axi4ls_regs.stor0_a[5] top.axi4ls_regs.stor0_a[4] top.axi4ls_regs.stor0_a[3] top.axi4ls_regs.stor0_a[2] top.axi4ls_regs.stor0_a[1] top.axi4ls_regs.stor0_a[0]
#{top.axi4ls_regs.stor1_a[31:0]} top.axi4ls_regs.stor1_a[31] top.axi4ls_regs.stor1_a[30] top.axi4ls_regs.stor1_a[29] top.axi4ls_regs.stor1_a[28] top.axi4ls_regs.stor1_a[27] top.axi4ls_regs.stor1_a[26] top.axi4ls_regs.stor1_a[25] top.axi4ls_regs.stor1_a[24] top.axi4ls_regs.stor1_a[23] top.axi4ls_regs.stor1_a[22] top.axi4ls_regs.stor1_a[21] top.axi4ls_regs.stor1_a[20] top.axi4ls_regs.stor1_a[19] top.axi4ls_regs.stor1_a[18] top.axi4ls_regs.stor1_a[17] top.axi4ls_regs.stor1_a[16] top.axi4ls_regs.stor1_a[15] top.axi4ls_regs.stor1_a[14] top.axi4ls_regs.stor1_a[13] top.axi4ls_regs.stor1_a[12] top.axi4ls_regs.stor1_a[11] top.axi4ls_regs.stor1_a[10] top.axi4ls_regs.stor1_a[9] top.axi4ls_regs.stor1_a[8] top.axi4ls_regs.stor1_a[7] top.axi4ls_regs.stor1_a[6] top.axi4ls_regs.stor1_a[5] top.axi4ls_regs.stor1_a[4] top.axi4ls_regs.stor1_a[3] top.axi4ls_regs.stor1_a[2] top.axi4ls_regs.stor1_a[1] top.axi4ls_regs.stor1_a[0]
#{top.axi4ls_regs.stor2_a[31:0]} top.axi4ls_regs.stor2_a[31] top.axi4ls_regs.stor2_a[30] top.axi4ls_regs.stor2_a[29] top.axi4ls_regs.stor2_a[28] top.axi4ls_regs.stor2_a[27] top.axi4ls_regs.stor2_a[26] top.axi4ls_regs.stor2_a[25] top.axi4ls_regs.stor2_a[24] top.axi4ls_regs.stor2_a[23] top.axi4ls_regs.stor2_a[22] top.axi4ls_regs.stor2_a[21] top.axi4ls_regs.stor2_a[20] top.axi4ls_regs.stor2_a[19] top.axi4ls_regs.stor2_a[18] top.axi4ls_regs.stor2_a[17] top.axi4ls_regs.stor2_a[16] top.axi4ls_regs.stor2_a[15] top.axi4ls_regs.stor2_a[14] top.axi4ls_regs.stor2_a[13] top.axi4ls_regs.stor2_a[12] top.axi4ls_regs.stor2_a[11] top.axi4ls_regs.stor2_a[10] top.axi4ls_regs.stor2_a[9] top.axi4ls_regs.stor2_a[8] top.axi4ls_regs.stor2_a[7] top.axi4ls_regs.stor2_a[6] top.axi4ls_regs.stor2_a[5] top.axi4ls_regs.stor2_a[4] top.axi4ls_regs.stor2_a[3] top.axi4ls_regs.stor2_a[2] top.axi4ls_regs.stor2_a[1] top.axi4ls_regs.stor2_a[0]
@200
-
-AXI read
-address
@28
top.axi4ls_regs.arvalid
top.axi4ls_regs.arready
@22
#{top.axi4ls_regs.araddr[31:0]} top.axi4ls_regs.araddr[31] top.axi4ls_regs.araddr[30] top.axi4ls_regs.araddr[29] top.axi4ls_regs.araddr[28] top.axi4ls_regs.araddr[27] top.axi4ls_regs.araddr[26] top.axi4ls_regs.araddr[25] top.axi4ls_regs.araddr[24] top.axi4ls_regs.araddr[23] top.axi4ls_regs.araddr[22] top.axi4ls_regs.araddr[21] top.axi4ls_regs.araddr[20] top.axi4ls_regs.araddr[19] top.axi4ls_regs.araddr[18] top.axi4ls_regs.araddr[17] top.axi4ls_regs.araddr[16] top.axi4ls_regs.araddr[15] top.axi4ls_regs.araddr[14] top.axi4ls_regs.araddr[13] top.axi4ls_regs.araddr[12] top.axi4ls_regs.araddr[11] top.axi4ls_regs.araddr[10] top.axi4ls_regs.araddr[9] top.axi4ls_regs.araddr[8] top.axi4ls_regs.araddr[7] top.axi4ls_regs.araddr[6] top.axi4ls_regs.araddr[5] top.axi4ls_regs.araddr[4] top.axi4ls_regs.araddr[3] top.axi4ls_regs.araddr[2] top.axi4ls_regs.araddr[1] top.axi4ls_regs.araddr[0]
@200
-data
@28
top.axi4ls_regs.rvalid
top.axi4ls_regs.rready
@22
#{top.axi4ls_regs.rdata[31:0]} top.axi4ls_regs.rdata[31] top.axi4ls_regs.rdata[30] top.axi4ls_regs.rdata[29] top.axi4ls_regs.rdata[28] top.axi4ls_regs.rdata[27] top.axi4ls_regs.rdata[26] top.axi4ls_regs.rdata[25] top.axi4ls_regs.rdata[24] top.axi4ls_regs.rdata[23] top.axi4ls_regs.rdata[22] top.axi4ls_regs.rdata[21] top.axi4ls_regs.rdata[20] top.axi4ls_regs.rdata[19] top.axi4ls_regs.rdata[18] top.axi4ls_regs.rdata[17] top.axi4ls_regs.rdata[16] top.axi4ls_regs.rdata[15] top.axi4ls_regs.rdata[14] top.axi4ls_regs.rdata[13] top.axi4ls_regs.rdata[12] top.axi4ls_regs.rdata[11] top.axi4ls_regs.rdata[10] top.axi4ls_regs.rdata[9] top.axi4ls_regs.rdata[8] top.axi4ls_regs.rdata[7] top.axi4ls_regs.rdata[6] top.axi4ls_regs.rdata[5] top.axi4ls_regs.rdata[4] top.axi4ls_regs.rdata[3] top.axi4ls_regs.rdata[2] top.axi4ls_regs.rdata[1] top.axi4ls_regs.rdata[0]
@200
-response
@28
#{top.axi4ls_regs.rresp[1:0]} top.axi4ls_regs.rresp[1] top.axi4ls_regs.rresp[0]
@200
-internal
[pattern_trace] 1
[pattern_trace] 0
