* Verilog HDL 大小写敏感
* **来自a l w a y s语句和i n i t i a l语句（切记只有寄存器类型数据可以在这两种语句中赋值）的值能够驱动门或开关。**
* 而来自于门或连续赋值语句（只能驱动线网）的值能够反过来用于触发a l w a y s语句和i n i t i a l语句。

* 测试模块没有输入输出端口

<img src="笔记图片/image-20220626170912491.png" alt="image-20220626170912491" style="zoom:67%;" />

<img src="笔记图片/image-20220626172626077.png" alt="image-20220626172626077" style="zoom:67%;" />

<img src="笔记图片/image-20220626172642329.png" alt="image-20220626172642329" style="zoom:67%;" />

<img src="笔记图片/image-20220626172727064.png" alt="image-20220626172727064" style="zoom:67%;" />

<img src="笔记图片/image-20220626192515398.png" alt="image-20220626192515398" style="zoom:67%;" />

<img src="笔记图片/image-20220626200401991.png" alt="image-20220626200401991" style="zoom:67%;" />

<img src="笔记图片/image-20220626200541957.png" alt="image-20220626200541957" style="zoom:67%;" />

<img src="笔记图片/image-20220626200616467.png" alt="image-20220626200616467" style="zoom:67%;" />

<img src="笔记图片/image-20220626200706557.png" alt="image-20220626200706557" style="zoom:67%;" />

<img src="笔记图片/image-20220626200737078.png" alt="image-20220626200737078" style="zoom:67%;" />

<img src="笔记图片/image-20220626203959172.png" alt="image-20220626203959172" style="zoom:67%;" />

<img src="笔记图片/image-20220626204757253.png" alt="image-20220626204757253"  />

![image-20220626205953285](笔记图片/image-20220626205953285.png)