<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1719268835">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1719268835"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1719268836"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1719268844"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1719268763">
            <Task name="Map" build_result="2" update_result="0" update_time="1719268763"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1718890384"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1719268821">
            <Task name="PAR" build_result="2" update_result="0" update_time="1719268821"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1719268829"/>
            <Task name="IOTiming" build_result="0" update_result="2" update_time="1718890384"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1719267853">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1719267853"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1719267941"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1718890752"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1718890752"/>
        </Milestone>
        <Report name="FPGA_FPGA.bgn" last_build_time="1719268835" last_build_size="1194"/>
        <Report name="FPGA_FPGA.bin" last_build_time="1719268835" last_build_size="104156"/>
        <Report name="FPGA_FPGA.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_FPGA.twr.html" last_build_time="1719268829" last_build_size="12664"/>
        <Report name="FPGA_FPGA.udb" last_build_time="1719268821" last_build_size="341101"/>
        <Report name="FPGA_FPGA_map.udb" last_build_time="1719268763" last_build_size="162622"/>
        <Report name="FPGA_FPGA_rtl.udb" last_build_time="1719267764" last_build_size="17910"/>
        <Report name="FPGA_FPGA_syn.udb" last_build_time="1719267853" last_build_size="98862"/>
        <Report name="FPGA_FPGA_vo.sdf" last_build_time="1719268844" last_build_size="1652224"/>
        <Report name="FPGA_FPGA_vo.vo" last_build_time="1719268844" last_build_size="1296290"/>
        <Report name="IBIS/FPGA_FPGA.ibs" last_build_time="1719268836" last_build_size="54585"/>
    </Strategy>
</BuildStatus>
