# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll" -pli ""C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll"" 
# Start time: 17:32:19 on May 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading riscvio_lib.riscvio_tb(struct)
# Loading riscvio_lib.clk_res_gen_var(behav)
# Loading riscvio_lib.isa(body)
# Loading ieee.numeric_std(body)
# Loading riscvio_lib.riscvio(struct)
# Loading riscvio_lib.alu(behav)
# Loading riscvio_lib.at_reg(behav)
# Loading riscvio_lib.dc_reg(behav)
# Loading riscvio_lib.decoder(behav)
# Loading riscvio_lib.dyn_branch_unit(behav)
# Loading riscvio_lib.ex_reg(behav)
# Loading riscvio_lib.if_reg(behav)
# Loading riscvio_lib.imm_mux(behav)
# Loading riscvio_lib.instruction_memory(mixed)
# Loading altera_mf.altera_mf_components
# Loading riscvio_lib.fpga_compatible_block_ram(cyclonevbehav)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading riscvio_lib.me_reg(behav)
# Loading riscvio_lib.next_pc_mux(behav)
# Loading riscvio_lib.pc_incrementer(behav)
# Loading riscvio_lib.pc_reg(behav)
# Loading riscvio_lib.register_file(behav)
# Loading C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rd.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rd.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rs1.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rs1_dc_u.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rs2.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rs2.ali.
# End time: 17:32:26 on May 09,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 7
