Release 14.4 Map P.49d (nt64)
Xilinx Mapping Report File for Design 'ref_design'

Design Information
------------------
Command Line   : map -filter
C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/ise_projects/ref_design_fcg006rd/iseconfig/filter.filter -intstyle
ise -p xc5vlx50t-ff665-1 -w -logic_opt off -ol high -xe c -t 1 -register_duplication off -global_opt off -mt off -cm
speed -ir off -pr off -lc off -power off -o ref_design_map.ncd ref_design.ngd ref_design.pcf 
Target Device  : xc5vlx50t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Fri Oct 17 13:51:55 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:  323
Slice Logic Utilization:
  Number of Slice Registers:                 4,530 out of  28,800   15%
    Number used as Flip Flops:               4,530
  Number of Slice LUTs:                      4,046 out of  28,800   14%
    Number used as logic:                    3,834 out of  28,800   13%
      Number using O6 output only:           3,267
      Number using O5 output only:             138
      Number using O5 and O6:                  429
    Number used as Memory:                     193 out of   7,680    2%
      Number used as Dual Port RAM:              8
        Number using O5 and O6:                  8
      Number used as Single Port RAM:           18
        Number using O6 output only:            18
      Number used as Shift Register:           167
        Number using O6 output only:           167
    Number used as exclusive route-thru:        19
  Number of route-thrus:                       175
    Number using O6 output only:               157
    Number using O5 output only:                18

Slice Logic Distribution:
  Number of occupied Slices:                 2,250 out of   7,200   31%
  Number of LUT Flip Flop pairs used:        6,094
    Number with an unused Flip Flop:         1,564 out of   6,094   25%
    Number with an unused LUT:               2,048 out of   6,094   33%
    Number of fully used LUT-FF pairs:       2,482 out of   6,094   40%
    Number of unique control sets:             585
    Number of slice register sites lost
      to control set restrictions:           1,041 out of  28,800    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       284 out of     360   78%
    Number of LOCed IOBs:                      284 out of     284  100%
    IOB Flip Flops:                            169
    Number of bonded IPADs:                     10
      Number of LOCed IPADs:                     2 out of      10   20%
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      24 out of      60   40%
    Number using BlockRAM only:                 22
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               9
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    810 out of   2,160   37%
  Number of BUFG/BUFGCTRLs:                     16 out of      32   50%
    Number used as BUFGs:                       16
  Number of IDELAYCTRLs:                         2 out of      16   12%
  Number of BUFDSs:                              1 out of       6   16%
  Number of BUFIOs:                              4 out of      56    7%
  Number of DCM_ADVs:                            3 out of      12   25%
  Number of GTP_DUALs:                           2 out of       4   50%
    Number of LOCed GTP_DUALs:                   2 out of       2  100%
  Number of ICAPs:                               1 out of       2   50%
  Number of STARTUPs:                            1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%

  Number of RPM macros:           32
Average Fanout of Non-Clock Nets:                3.21

Peak Memory Usage:  646 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion:   2 mins 29 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:37 - The GSR pin on STARTUP_VIRTEX5 symbol "g_v5.u_startupV5"
   (output signal=spia_miso) has driving signal 'ddr2_a_13_OBUF'.  Redundant
   connections of signal 'ddr2_a_13_OBUF' to other symbols have been removed. 
   See the following warnings for more details.
WARNING:MapLib:701 - Signal lb_btermn connected to top level port lb_btermn has
   been removed.
WARNING:MapLib:701 - Signal lb_useri connected to top level port lb_useri has
   been removed.
WARNING:MapLib:701 - Signal lb_pmereon connected to top level port lb_pmereon
   has been removed.
WARNING:MapLib:701 - Signal lb_breqi connected to top level port lb_breqi has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<3> connected to top level port lb_dp<3> has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<2> connected to top level port lb_dp<2> has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<1> connected to top level port lb_dp<1> has
   been removed.
WARNING:MapLib:701 - Signal lb_dp<0> connected to top level port lb_dp<0> has
   been removed.
WARNING:MapLib:701 - Signal lb_dreqn<1> connected to top level port lb_dreqn<1>
   has been removed.
WARNING:MapLib:701 - Signal lb_dreqn<0> connected to top level port lb_dreqn<0>
   has been removed.
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[0].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[0].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[0].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[0].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[0].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[0].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[0].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[0].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[1].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[1].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[1].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[1].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[1].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[1].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[1].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[1].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[2].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[2].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[2].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[2].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[3].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[3].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[3].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[3].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[3].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_mgt/g_txrx[3].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_mgt/g_txrx[3].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_mgt/g_txrx[3].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noin
   it.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r
   /v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TR
   UE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   u_interface/u_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_interface/u_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   u_interface/u_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_ti
   esig
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd_1 = MAXDELAY FROM
   TIMEGRP "rx_fifo_wr_to_rd_1" TO TIMEGRP "v5_emac_v1_3_client_clk_tx1" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design. Evaluate the SelectIO-To-GTP Crosstalk
   section of the Virtex-5 RocketIO GTP Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_a<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_a<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_a<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_a<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_b<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_b<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_b<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/dummy_carry4_co_b<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration on
   block:<u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>. 
   The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N925 has no load.
INFO:LIT:395 - The above info message is repeated 324 more times for the
   following (max. 5 shown):
   N926,
   N927,
   N928,
   spia_clk,
   u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq
   /dummy_carry4_co_a<0>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 116 block(s) removed
 280 block(s) optimized away
 121 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "u_clkControl/u_DCM0/CLKDV_BUFG_INST" (CKBUF) removed.
 The signal "u_clkControl/u_DCM0/CLKDV_BUF" is loadless and has been removed.
Loadless block "u_clkControl/u_DCM0/CLKFX_BUFG_INST" (CKBUF) removed.
 The signal "u_clkControl/u_DCM0/CLKFX_BUF" is loadless and has been removed.
Loadless block "u_mgt/g_gtp_clk.u_bufg" (CKBUF) removed.
 The signal "u_mgt/tile0_refclkout_i" is loadless and has been removed.
Loadless block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en[1].u_calib_rden_r" (FF) removed.
 The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_s
rl_out<1>" is loadless and has been removed.
Loadless block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en[2].u_calib_rden_r" (FF) removed.
 The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_s
rl_out<2>" is loadless and has been removed.
Loadless block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en[3].u_calib_rden_r" (FF) removed.
 The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_s
rl_out<3>" is loadless and has been removed.
Loadless block "u_spi/u_spi_ctrl/SPI_TRISTATE_CONTROL_II" (FF) removed.
 The signal "u_spi/u_spi_ctrl/master_tri_state_en_control" is loadless and has
been removed.
  Loadless block "u_spi/u_spi_ctrl/master_tri_state_en_control1_INV_0" (BUF)
removed.
Loadless block "u_spi/u_spi_ctrl/SPI_TRISTATE_CONTROL_III" (FF) removed.
Loadless block "u_spi/u_spi_ctrl/SPI_TRISTATE_CONTROL_IV" (FF) removed.
Loadless block "u_spi/u_spi_ctrl/SPI_TRISTATE_CONTROL_V" (FF) removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<7>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<6>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<5>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<4>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<3>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<2>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<1>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx1/u_dp/doutb<0>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<7>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<6>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<5>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<4>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<3>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<2>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<1>" is sourceless and has been
removed.
The signal "g_emactbN.u_emacRx0/u_dp/doutb<0>" is sourceless and has been
removed.
The signal "u_interface/u_fifo/empty" is sourceless and has been removed.
The signal "u_interface/u_fifo/dout<41>" is sourceless and has been removed.
The signal "u_interface/u_fifo/dout<40>" is sourceless and has been removed.
The signal "u_interface/u_fifo/dout<39>" is sourceless and has been removed.
The signal "u_interface/u_fifo/dout<38>" is sourceless and has been removed.
The signal
"u_interface/u_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_or0000" is
sourceless and has been removed.
 Sourceless block
"u_interface/u_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"u_interface/u_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal "u_interface/u_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"u_interface/u_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_or00001" (ROM)
removed.
The signal "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_mem<41>" is sourceless and
has been removed.
 Sourceless block "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_i_41" (FF) removed.
The signal "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_mem<40>" is sourceless and
has been removed.
 Sourceless block "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_i_40" (FF) removed.
The signal "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_mem<39>" is sourceless and
has been removed.
 Sourceless block "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_i_39" (FF) removed.
The signal "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_mem<38>" is sourceless and
has been removed.
 Sourceless block "u_interface/u_fifo/BU2/U0/grf.rf/mem/dout_i_38" (FF) removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<7>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<6>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<5>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<4>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<3>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<2>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<1>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[0].u_rx/u_dp/douta<0>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<7>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<6>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<5>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<4>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<3>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<2>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<1>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[1].u_rx/u_dp/douta<0>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<7>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<6>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<5>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<4>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<3>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<2>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<1>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[2].u_rx/u_dp/douta<0>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<7>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<6>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<5>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<4>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<3>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<2>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<1>" is sourceless and has been
removed.
The signal "u_mgt/g_txrx[3].u_rx/u_dp/douta<0>" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "lb_breqi" is unused and has been removed.
 Unused block "lb_breqi_OBUFT" (TRI) removed.
The signal "lb_btermn" is unused and has been removed.
 Unused block "lb_btermn_OBUFT" (TRI) removed.
The signal "lb_dp<0>" is unused and has been removed.
 Unused block "lb_dp_0_OBUFT" (TRI) removed.
The signal "lb_dp<1>" is unused and has been removed.
 Unused block "lb_dp_1_OBUFT" (TRI) removed.
The signal "lb_dp<2>" is unused and has been removed.
 Unused block "lb_dp_2_OBUFT" (TRI) removed.
The signal "lb_dp<3>" is unused and has been removed.
 Unused block "lb_dp_3_OBUFT" (TRI) removed.
The signal "lb_dreqn<0>" is unused and has been removed.
 Unused block "lb_dreqn_0_OBUFT" (TRI) removed.
The signal "lb_dreqn<1>" is unused and has been removed.
 Unused block "lb_dreqn_1_OBUFT" (TRI) removed.
The signal "lb_pmereon" is unused and has been removed.
 Unused block "lb_pmereon_OBUFT" (TRI) removed.
The signal "lb_useri" is unused and has been removed.
 Unused block "lb_useri_OBUFT" (TRI) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<10>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_10" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_10_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_10_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<11>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_11" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_11_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_11_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<12>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_12" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_12_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_12_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<13>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_13" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_13_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_13_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<14>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_14" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_14_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_14_mux00002" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<15>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_15" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_15_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_15_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<16>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_16" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_16_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_16_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<17>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_17" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_17_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_17_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<18>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_18" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_18_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_18_mux00002" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<19>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_19" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_19_not0001" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_19_not00011" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<5>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_5" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_5_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_5_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<6>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_6" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_6_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_6_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<7>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_7" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_7_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_7_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<8>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_8" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_8_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_8_mux00001" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly<9>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_9" (SFF) removed.
  The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_9_mux0000" is unused and has been removed.
   Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_9_mux00002" (ROM) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<10>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[10].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<11>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[11].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<12>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[12].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<13>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[13].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<14>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[14].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<15>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[15].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<16>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[16].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<17>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[17].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<18>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[18].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<19>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[19].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<5>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[5].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<6>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[6].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<7>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[7].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<8>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[8].u_ff_rden_dly" (FF) removed.
The signal
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_d
ly_r<9>" is unused and has been removed.
 Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en_dly[9].u_ff_rden_dly" (FF) removed.
Unused block "g_emactbN.u_emacRx0/u_dp/GND" (ZERO) removed.
Unused block "g_emactbN.u_emacRx0/u_dp/VCC" (ONE) removed.
Unused block "g_emactbN.u_emacRx1/u_dp/GND" (ZERO) removed.
Unused block "g_emactbN.u_emacRx1/u_dp/VCC" (ONE) removed.
Unused block "g_emactbN.u_emacTx0/u_dp/GND" (ZERO) removed.
Unused block "g_emactbN.u_emacTx0/u_dp/VCC" (ONE) removed.
Unused block "g_emactbN.u_emacTx1/u_dp/GND" (ZERO) removed.
Unused block "g_emactbN.u_emacTx1/u_dp/VCC" (ONE) removed.
Unused block "lb_breqi" (PAD) removed.
Unused block "lb_btermn" (PAD) removed.
Unused block "lb_dp<0>" (PAD) removed.
Unused block "lb_dp<1>" (PAD) removed.
Unused block "lb_dp<2>" (PAD) removed.
Unused block "lb_dp<3>" (PAD) removed.
Unused block "lb_dreqn<0>" (PAD) removed.
Unused block "lb_dreqn<1>" (PAD) removed.
Unused block "lb_pmereon" (PAD) removed.
Unused block "lb_useri" (PAD) removed.
Unused block "u_dpram/GND" (ZERO) removed.
Unused block "u_dpram/VCC" (ONE) removed.
Unused block "u_interface/u_dp/GND" (ZERO) removed.
Unused block "u_interface/u_dp/VCC" (ONE) removed.
Unused block "u_interface/u_fifo/GND" (ZERO) removed.
Unused block "u_interface/u_fifo/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[0].u_rx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[0].u_rx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[0].u_tx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[0].u_tx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[1].u_rx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[1].u_rx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[1].u_tx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[1].u_tx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[2].u_rx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[2].u_rx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[2].u_tx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[2].u_tx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[3].u_rx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[3].u_rx/u_dp/VCC" (ONE) removed.
Unused block "u_mgt/g_txrx[3].u_tx/u_dp/GND" (ZERO) removed.
Unused block "u_mgt/g_txrx[3].u_tx/u_dp/VCC" (ONE) removed.
Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en[1].u_rden_srl" (SRLC32E) removed.
Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en[2].u_rden_srl" (SRLC32E) removed.
Unused block
"u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd
en[3].u_rden_srl" (SRLC32E) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		g_emactbN.u_emacRx0/u_dp/BU2/XST_GND
VCC 		g_emactbN.u_emacRx0/u_dp/BU2/XST_VCC
GND 		g_emactbN.u_emacRx1/u_dp/BU2/XST_GND
VCC 		g_emactbN.u_emacRx1/u_dp/BU2/XST_VCC
GND 		g_emactbN.u_emacTx0/u_dp/BU2/XST_GND
VCC 		g_emactbN.u_emacTx0/u_dp/BU2/XST_VCC
GND 		g_emactbN.u_emacTx1/u_dp/BU2/XST_GND
VCC 		g_emactbN.u_emacTx1/u_dp/BU2/XST_VCC
GND 		u_dpram/BU2/XST_GND
VCC 		u_dpram/BU2/XST_VCC
GND 		u_interface/u_dp/BU2/XST_GND
VCC 		u_interface/u_dp/BU2/XST_VCC
GND 		u_interface/u_fifo/BU2/XST_GND
VCC 		u_interface/u_fifo/BU2/XST_VCC
GND 		u_mgt/g_txrx[0].u_rx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[0].u_tx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[1].u_rx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[1].u_tx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[2].u_rx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[2].u_tx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[3].u_rx/u_dp/BU2/XST_GND
GND 		u_mgt/g_txrx[3].u_tx/u_dp/BU2/XST_GND
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq
/gen_stg2_2s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq
/gen_stg2_2m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq
/gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq
/gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/
gen_stg2_0m.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/
gen_stg2_0s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/
gen_stg2_2s.u_dummy_lut_stg2b_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2a_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2a_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2a_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2a_d
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2b_a
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2b_b
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2b_c
LUT6_2
		u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/
gen_stg2_2m.u_dummy_lut_stg2b_d

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr2_a<0>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<1>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<2>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<3>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<4>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<5>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<6>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<7>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<8>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<9>                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<10>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<11>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<12>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_a<13>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      |              |          |          |
| ddr2_ba<0>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ba<1>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ba<2>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      |              |          |          |
| ddr2_cas_n                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ck<0>                         | IOB              | OUTPUT    | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
| ddr2_ck_n<0>                       | IOB              | OUTPUT    | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
| ddr2_cke<0>                        | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_cs_n<0>                       | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_dm<0>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dm<1>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dm<2>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dm<3>                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | ODDR         |          |          |
| ddr2_dq<0>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<1>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<2>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<3>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<4>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<5>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<6>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<7>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<8>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<9>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<10>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<11>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<12>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<13>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<14>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<15>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<16>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<17>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<18>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<19>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<20>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<21>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<22>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<23>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<24>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<25>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<26>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<27>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<28>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<29>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<30>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<31>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dqs<0>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<1>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<2>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<3>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<0>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<1>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<2>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<3>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_odt<0>                        | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_ras_n                         | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| ddr2_we_n                          | IOB              | OUTPUT    | SSTL18_I_DCI         |       |          |      | OFF          |          |          |
| eth_ee_clk                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| eth_ee_cs                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| eth_ee_dido                        | IOB              | BIDIR     | LVCMOS33             |       | 8        | SLOW |              |          |          |
| gpio_n<0>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<1>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<2>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<3>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<4>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<5>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<6>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<7>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<8>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<9>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<10>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<11>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<12>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<13>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<14>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<15>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<16>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<17>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<18>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<19>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<20>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<21>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<22>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<23>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<24>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<25>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<26>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<27>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<28>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<29>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<30>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_n<31>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<0>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<1>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<2>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<3>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<4>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<5>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<6>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<7>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<8>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<9>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<10>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<11>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<12>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<13>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<14>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<15>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<16>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<17>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<18>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<19>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<20>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<21>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<22>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<23>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<24>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<25>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<26>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<27>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<28>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<29>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<30>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpio_p<31>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hss_user_io<0>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| hss_user_io<1>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| hss_user_io<2>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| hss_user_io<3>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| lb_adsn                            | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_bigendn                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_blastn                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_breqo                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_ccsn                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_dackn<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_dackn<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_eotn                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_la<2>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<3>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<4>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<5>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<6>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<7>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<8>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<9>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<10>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<11>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<12>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<13>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<14>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<15>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<16>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<17>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<18>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<19>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<20>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<21>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<22>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<23>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<24>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<25>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<26>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<27>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<28>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<29>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<30>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_la<31>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<0>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<1>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<2>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lben<3>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lclkfb                          | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| lb_lclko_loop                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lclko_plx                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<0>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<1>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<2>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<3>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<4>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<5>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<6>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<7>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<8>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<9>                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<10>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<11>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<12>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<13>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<14>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<15>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<16>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<17>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<18>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<19>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<20>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<21>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<22>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<23>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<24>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<25>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<26>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<27>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<28>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<29>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<30>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_ld<31>                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lhold                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lholda                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_lintin                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_linton                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lresetn                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lserrn                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_lw_rn                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_readyn                          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lb_usero                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lb_waitn                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| mainclkn                           | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| mainclkp                           | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| mgt112_rx0n                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt112_rx0p                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt112_rx1n                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt112_rx1p                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt112_tx0n                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt112_tx0p                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt112_tx1n                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt112_tx1p                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt114_refclkn                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt114_refclkp                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt114_rx0n                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt114_rx0p                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt114_rx1n                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt114_rx1p                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgt114_tx0n                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt114_tx0p                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt114_tx1n                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgt114_tx1p                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mii_clk                            | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| mii_mdc                            | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| mii_mdio                           | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| mii_resetn                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| miia_col                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| miia_crs                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| miia_intn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| miia_rxclk                         | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| miia_rxd<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| miia_rxd<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| miia_rxd<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miia_rxd<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miia_rxdv                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miia_rxer                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miia_txclk                         | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| miia_txd<0>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miia_txd<1>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miia_txd<2>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miia_txd<3>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miia_txen                          | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miib_col                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| miib_crs                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| miib_intn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| miib_rxclk                         | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| miib_rxd<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| miib_rxd<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
| miib_rxd<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miib_rxd<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miib_rxdv                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miib_rxer                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| miib_txclk                         | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| miib_txd<0>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miib_txd<1>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miib_txd<2>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miib_txd<3>                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| miib_txen                          | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| plx_hostenn                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| rs0_renn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rs0_rx                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| rs0_ten                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rs0_tx                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rs1_renn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rs1_rx                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| rs1_ten                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rs1_tx                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spia_csn                           | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| spia_mosi                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| spib_clk                           | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| spib_csn                           | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| spib_miso                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| spib_mosi                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          |          |
| user_led<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| user_led<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[0].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[10].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[11].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[12].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[13].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[14].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[15].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[16].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[17].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[18].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[19].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[1].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[20].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[21].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[22].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[23].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[24].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[25].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[26].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[27].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[28].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[29].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[2].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[30].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[31].u_iob_dq_s
tg2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[3].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[4].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[5].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[6].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[7].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[8].u_iob_dq_st
g2_capture
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0_gen_dq[9].u_iob_dq_st
g2_capture

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
