$date
	Thu Dec 16 16:30:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mod_name $end
$scope module U0 $end
$var wire 1 ! a $end
$upscope $end
$upscope $end
$scope module tb_mod_name $end
$scope module U0 $end
$var wire 1 " b $end
$upscope $end
$upscope $end
$scope module tb_mod_name $end
$scope module U0 $end
$var wire 1 # c $end
$upscope $end
$upscope $end
$scope module tb_mod_name $end
$scope module U0 $end
$var wire 1 $ d $end
$upscope $end
$upscope $end
$scope module tb_mod_name $end
$scope module U0 $end
$var wire 1 % out1 $end
$upscope $end
$upscope $end
$scope module tb_mod_name $end
$scope module U0 $end
$var wire 1 & out2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1&
1$
#10
1#
0$
#15
1$
#20
0&
1"
0#
0$
#25
1&
1$
#30
1#
0$
#35
1$
#40
0&
1!
0"
0#
0$
#45
1&
1$
#50
1#
0$
#55
1$
#60
1%
0&
1"
0#
0$
#65
1&
1$
#70
1#
0$
#75
1$
#85
