# ğŸ” ISA-Integrated AES: Custom RISC-V Cryptographic Extension

A hardware mini project implementing **AES cryptographic acceleration** using **custom RISC-V ISA extensions**, designed and verified using **Verilog/SystemVerilog**.

---

## ğŸ‘¤ Author Details

* **GitHub Username:** nahor-kihtrak
* **Real Name:** Karthik Rohan R

### ğŸ‘¥ Project Partner

* **GitHub Username:** aditya220406
* **Real Name:** Aditya M

---

## ğŸ“Œ Project Overview

This project integrates an **AES encryption core** directly into a **RISC-V processor datapath** using custom instructions.
The design is simulated and verified using **Icarus Verilog** and **GTKWave**, ensuring correct ciphertext generation.

---

## ğŸ§© File Structure

```
â”œâ”€â”€ README.md           # Project documentation
â”œâ”€â”€ Schematic.pdf       # RTL / block-level schematic
â”œâ”€â”€ aes_core.v          # AES encryption core
â”œâ”€â”€ alu.v               # Arithmetic Logic Unit
â”œâ”€â”€ control.v           # Control unit
â”œâ”€â”€ cpu.v               # Top-level RISC-V CPU module
â”œâ”€â”€ dmem.v              # Data memory
â”œâ”€â”€ imem.v              # Instruction memory
â”œâ”€â”€ immgen.v            # Immediate generator
â”œâ”€â”€ regfile.v           # Register file
â”œâ”€â”€ sbox_tables.vh      # AES S-Box lookup tables
â””â”€â”€ tb.v                # Testbench
```

---

## âš™ï¸ Tools & Technologies Used

* **Languages:** Verilog, SystemVerilog
* **Simulation:** Icarus Verilog (iverilog)
* **Waveform Viewer:** GTKWave
* **Synthesis (optional):** Xilinx Vivado
* **Platform:** Windows

---

## â–¶ï¸ Simulation & Verification

### Steps to Run Simulation

```
iverilog -o aes_cpu tb.v cpu.v alu.v control.v aes_core.v regfile.v imem.v dmem.v immgen.v
vvp aes_cpu
gtkwave dump.vcd
```

### Verification Details

* Register dump observed in Windows terminal
* Correct AES ciphertext matched with reference output
* Functional timing verified using GTKWave

---

## ğŸ“Š Results

* âœ… Correct ciphertext generation
* âœ… Successful execution of AES custom instructions
* âœ… Verified datapath and control logic

Result screenshots and waveform images are included in the repository.

---

## ğŸ“š Applications

* Hardware cryptography acceleration
* Secure embedded systems
* Custom RISC-V processor design
* Academic mini projects

---

## ğŸ“œ License

This project is developed strictly for **academic and educational purposes**.

---

â­ If you find this project useful, feel free to star the repository!

---
