Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Jan 18 01:45:12 2026
| Host         : Const running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file key_led_timing_summary_routed.rpt -pb key_led_timing_summary_routed.pb -rpx key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  115          inf        0.000                      0                  115           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 3.779ns (63.843%)  route 2.140ns (36.157%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE                         0.000     0.000 r  led_reg_reg[2]/C
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.398     0.398 r  led_reg_reg[2]/Q
                         net (fo=3, routed)           2.140     2.538    led_OBUF[2]
    H16                  OBUF (Prop_obuf_I_O)         3.381     5.919 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.919    led[2]
    H16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.571ns  (logic 3.691ns (66.259%)  route 1.880ns (33.741%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE                         0.000     0.000 r  led_reg_reg[1]/C
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  led_reg_reg[1]/Q
                         net (fo=3, routed)           1.880     2.313    led_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.258     5.571 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.571    led[1]
    H17                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 3.699ns (70.785%)  route 1.526ns (29.215%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE                         0.000     0.000 r  led_reg_reg[0]/C
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.433     0.433 r  led_reg_reg[0]/Q
                         net (fo=3, routed)           1.526     1.959    led_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         3.266     5.225 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.225    led[0]
    J16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 1.404ns (37.393%)  route 2.351ns (62.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.351     3.756    sys_rst_IBUF
    SLICE_X113Y105       FDCE                                         f  debounce_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 1.404ns (37.393%)  route 2.351ns (62.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.351     3.756    sys_rst_IBUF
    SLICE_X113Y105       FDCE                                         f  debounce_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 1.404ns (37.393%)  route 2.351ns (62.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.351     3.756    sys_rst_IBUF
    SLICE_X113Y105       FDCE                                         f  debounce_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 1.404ns (37.393%)  route 2.351ns (62.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.351     3.756    sys_rst_IBUF
    SLICE_X113Y105       FDCE                                         f  debounce_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 1.404ns (38.505%)  route 2.243ns (61.495%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.243     3.647    sys_rst_IBUF
    SLICE_X113Y104       FDCE                                         f  debounce_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 1.404ns (38.505%)  route 2.243ns (61.495%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.243     3.647    sys_rst_IBUF
    SLICE_X113Y104       FDCE                                         f  debounce_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            debounce_cnt_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 1.404ns (38.505%)  route 2.243ns (61.495%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 f  sys_rst_IBUF_inst/O
                         net (fo=40, routed)          2.243     3.647    sys_rst_IBUF
    SLICE_X113Y104       FDCE                                         f  debounce_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg2_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            key_reg3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.164ns (68.334%)  route 0.076ns (31.666%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE                         0.000     0.000 r  key_reg2_reg/C
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  key_reg2_reg/Q
                         net (fo=4, routed)           0.076     0.240    key_reg2
    SLICE_X112Y103       FDPE                                         r  key_reg3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            key_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.148ns (43.138%)  route 0.195ns (56.862%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE                         0.000     0.000 r  key_reg1_reg/C
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  key_reg1_reg/Q
                         net (fo=1, routed)           0.195     0.343    key_reg1
    SLICE_X112Y103       FDPE                                         r  key_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.247ns (67.362%)  route 0.120ns (32.638%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE                         0.000     0.000 r  led_reg_reg[2]/C
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  led_reg_reg[2]/Q
                         net (fo=3, routed)           0.120     0.268    led_OBUF[2]
    SLICE_X112Y103       LUT3 (Prop_lut3_I0_O)        0.099     0.367 r  led_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    led_reg[0]_i_1_n_0
    SLICE_X112Y103       FDCE                                         r  led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pressed_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE                         0.000     0.000 r  key_pressed_reg/C
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_pressed_reg/Q
                         net (fo=4, routed)           0.184     0.348    key_pressed
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.043     0.391 r  led_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    led_reg[2]_i_1_n_0
    SLICE_X112Y103       FDPE                                         r  led_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pressed_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_pressed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE                         0.000     0.000 r  key_pressed_reg/C
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_pressed_reg/Q
                         net (fo=4, routed)           0.184     0.348    key_pressed
    SLICE_X112Y103       LUT5 (Prop_lut5_I4_O)        0.045     0.393 r  key_pressed_i_1/O
                         net (fo=1, routed)           0.000     0.393    key_pressed_i_1_n_0
    SLICE_X112Y103       FDCE                                         r  key_pressed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_pressed_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE                         0.000     0.000 r  key_pressed_reg/C
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  key_pressed_reg/Q
                         net (fo=4, routed)           0.184     0.348    key_pressed
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.393 r  led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    led_reg[1]_i_1_n_0
    SLICE_X112Y103       FDPE                                         r  led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg3_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.247ns (61.454%)  route 0.155ns (38.546%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDPE                         0.000     0.000 r  key_reg3_reg/C
    SLICE_X112Y103       FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  key_reg3_reg/Q
                         net (fo=3, routed)           0.155     0.303    key_reg3
    SLICE_X112Y103       LUT3 (Prop_lut3_I2_O)        0.099     0.402 r  state_i_1/O
                         net (fo=1, routed)           0.000     0.402    state_i_1_n_0
    SLICE_X112Y103       FDCE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE                         0.000     0.000 r  debounce_cnt_reg[19]/C
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[19]/Q
                         net (fo=2, routed)           0.168     0.309    debounce_cnt_reg[19]
    SLICE_X113Y102       LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  debounce_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.354    debounce_cnt[16]_i_2_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.417 r  debounce_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.417    debounce_cnt_reg[16]_i_1_n_4
    SLICE_X113Y102       FDCE                                         r  debounce_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  debounce_cnt_reg[27]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[27]/Q
                         net (fo=2, routed)           0.168     0.309    debounce_cnt_reg[27]
    SLICE_X113Y104       LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  debounce_cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     0.354    debounce_cnt[24]_i_2_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.417 r  debounce_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.417    debounce_cnt_reg[24]_i_1_n_4
    SLICE_X113Y104       FDCE                                         r  debounce_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE                         0.000     0.000 r  debounce_cnt_reg[3]/C
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[3]/Q
                         net (fo=2, routed)           0.168     0.309    debounce_cnt_reg[3]
    SLICE_X113Y98        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  debounce_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.354    debounce_cnt[0]_i_3_n_0
    SLICE_X113Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.417 r  debounce_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.417    debounce_cnt_reg[0]_i_2_n_4
    SLICE_X113Y98        FDCE                                         r  debounce_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





