\doxysection{ADC\+\_\+\+Channel\+Conf\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___channel_conf_type_def}{}\label{struct_a_d_c___channel_conf_type_def}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}


Structure definition of ADC channel for regular group.  




{\ttfamily \#include $<$stm32l4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{Sampling\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a810c1fe0584cd41ad52bf69963f2bc71}{Single\+Diff}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a0e0de195274f02ddfefd275a91bdf8c8}{Offset\+Number}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a674f76759cbcc4b3efb7f8db8aed67bb}{Offset}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure definition of ADC channel for regular group. 

\begin{DoxyNote}{Note}
The setting of these parameters by function \doxylink{group___a_d_c___exported___functions___group3_ga96f4317420984bec9226f7d93cb36f1b}{HAL\+\_\+\+ADC\+\_\+\+Config\+Channel()} is conditioned to ADC state. ADC state can be either\+:
\begin{DoxyItemize}
\item For all parameters\+: ADC disabled (this is the only possible ADC state to modify parameter \textquotesingle{}Single\+Diff\textquotesingle{})
\item For all except parameters \textquotesingle{}Sampling\+Time\textquotesingle{}, \textquotesingle{}Offset\textquotesingle{}, \textquotesingle{}Offset\+Number\textquotesingle{}\+: ADC enabled without conversion on going on regular group.
\item For parameters \textquotesingle{}Sampling\+Time\textquotesingle{}, \textquotesingle{}Offset\textquotesingle{}, \textquotesingle{}Offset\+Number\textquotesingle{}\+: ADC enabled without conversion on going on regular and injected groups. If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed without error reporting (as it can be the expected behavior in case of intended action to update another parameter (which fulfills the ADC state condition) on the fly). 
\end{DoxyItemize}
\end{DoxyNote}


\doxysubsection{Field Documentation}
\Hypertarget{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44} 
uint32\+\_\+t Channel}

Specify the channel to configure into ADC regular group. This parameter can be a value of \doxylink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l}{ADC instance -\/ Channel number} Note\+: Depending on devices and ADC instances, some channels may not be available on device package pins. Refer to device datasheet for channels availability. \Hypertarget{struct_a_d_c___channel_conf_type_def_a674f76759cbcc4b3efb7f8db8aed67bb}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Offset@{Offset}}
\index{Offset@{Offset}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Offset}{Offset}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_a674f76759cbcc4b3efb7f8db8aed67bb} 
uint32\+\_\+t Offset}

Define the offset to be subtracted from the raw converted data. Offset value must be a positive number. Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number between Min\+\_\+\+Data = 0x000 and Max\+\_\+\+Data = 0x\+FFF, 0x3\+FF, 0x\+FF or 0x3F respectively. Note\+: This parameter must be modified when no conversion is on going on both regular and injected groups (ADC disabled, or ADC enabled without continuous mode or external trigger that could launch a conversion). \Hypertarget{struct_a_d_c___channel_conf_type_def_a0e0de195274f02ddfefd275a91bdf8c8}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!OffsetNumber@{OffsetNumber}}
\index{OffsetNumber@{OffsetNumber}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{OffsetNumber}{OffsetNumber}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_a0e0de195274f02ddfefd275a91bdf8c8} 
uint32\+\_\+t Offset\+Number}

Select the offset number This parameter can be a value of \doxylink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b}{ADC instance -\/ Offset number} Caution\+: Only one offset is allowed per channel. This parameter overwrites the last setting. \Hypertarget{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Rank@{Rank}}
\index{Rank@{Rank}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Rank}{Rank}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b} 
uint32\+\_\+t Rank}

Specify the rank in the regular group sequencer. This parameter can be a value of \doxylink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s}{ADC group regular -\/ Sequencer ranks} Note\+: to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by the new channel setting (or parameter number of conversions adjusted) \Hypertarget{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!SamplingTime@{SamplingTime}}
\index{SamplingTime@{SamplingTime}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{SamplingTime}{SamplingTime}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd} 
uint32\+\_\+t Sampling\+Time}

Sampling time value to be set for the selected channel. Unit\+: ADC clock cycles Conversion time is the addition of sampling time and processing time (12.\+5 ADC clock cycles at ADC resolution 12 bits, 10.\+5 cycles at 10 bits, 8.\+5 cycles at 8 bits, 6.\+5 cycles at 6 bits). This parameter can be a value of \doxylink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e}{Channel -\/ Sampling time} Caution\+: This parameter applies to a channel that can be used into regular and/or injected group. It overwrites the last setting. Note\+: In case of usage of internal measurement channels (Vref\+Int, Vbat, ...), sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting). Refer to device datasheet for timings values. \Hypertarget{struct_a_d_c___channel_conf_type_def_a810c1fe0584cd41ad52bf69963f2bc71}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!SingleDiff@{SingleDiff}}
\index{SingleDiff@{SingleDiff}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{SingleDiff}{SingleDiff}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_a810c1fe0584cd41ad52bf69963f2bc71} 
uint32\+\_\+t Single\+Diff}

Select single-\/ended or differential input. In differential mode\+: Differential measurement is carried out between the selected channel \textquotesingle{}i\textquotesingle{} (positive input) and channel \textquotesingle{}i+1\textquotesingle{} (negative input). Only channel \textquotesingle{}i\textquotesingle{} has to be configured, channel \textquotesingle{}i+1\textquotesingle{} is configured automatically This parameter must be a value of \doxylink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g}{Channel -\/ Single or differential ending} Caution\+: This parameter applies to a channel that can be used in a regular and/or injected group. It overwrites the last setting. Note\+: Refer to Reference Manual to ensure the selected channel is available in differential mode. Note\+: When configuring a channel \textquotesingle{}i\textquotesingle{} in differential mode, the channel \textquotesingle{}i+1\textquotesingle{} is not usable separately. Note\+: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion). If ADC is enabled, this parameter setting is bypassed without error reporting (as it can be the expected behavior in case of another parameter update on the fly) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32l4xx__hal__adc_8h}{stm32l4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
