.include "macros.inc"

.section .text, "ax"  # 0x8000C860 - 0x804064E0

.global OSDisableInterrupts
OSDisableInterrupts:
/* 801DCF10 001D2C90  7C 60 00 A6 */	mfmsr r3
/* 801DCF14 001D2C94  54 64 04 5E */	rlwinm r4, r3, 0, 0x11, 0xf
/* 801DCF18 001D2C98  7C 80 01 24 */	mtmsr r4

.global __RAS_OSDisableInterrupts_end
__RAS_OSDisableInterrupts_end:
/* 801DCF1C 001D2C9C  54 63 8F FE */	rlwinm r3, r3, 0x11, 0x1f, 0x1f
/* 801DCF20 001D2CA0  4E 80 00 20 */	blr 

.global OSEnableInterrupts
OSEnableInterrupts:
/* 801DCF24 001D2CA4  7C 60 00 A6 */	mfmsr r3
/* 801DCF28 001D2CA8  60 64 80 00 */	ori r4, r3, 0x8000
/* 801DCF2C 001D2CAC  7C 80 01 24 */	mtmsr r4
/* 801DCF30 001D2CB0  54 63 8F FE */	rlwinm r3, r3, 0x11, 0x1f, 0x1f
/* 801DCF34 001D2CB4  4E 80 00 20 */	blr 

.global OSRestoreInterrupts
OSRestoreInterrupts:
/* 801DCF38 001D2CB8  2C 03 00 00 */	cmpwi r3, 0
/* 801DCF3C 001D2CBC  7C 80 00 A6 */	mfmsr r4
/* 801DCF40 001D2CC0  41 82 00 0C */	beq lbl_801DCF4C
/* 801DCF44 001D2CC4  60 85 80 00 */	ori r5, r4, 0x8000
/* 801DCF48 001D2CC8  48 00 00 08 */	b lbl_801DCF50
lbl_801DCF4C:
/* 801DCF4C 001D2CCC  54 85 04 5E */	rlwinm r5, r4, 0, 0x11, 0xf
lbl_801DCF50:
/* 801DCF50 001D2CD0  7C A0 01 24 */	mtmsr r5
/* 801DCF54 001D2CD4  54 83 8F FE */	rlwinm r3, r4, 0x11, 0x1f, 0x1f
/* 801DCF58 001D2CD8  4E 80 00 20 */	blr 

.global __OSSetInterruptHandler
__OSSetInterruptHandler:
/* 801DCF5C 001D2CDC  80 AD C2 B0 */	lwz r5, lbl_805A06D0-_SDA_BASE_(r13)
/* 801DCF60 001D2CE0  54 60 10 3A */	slwi r0, r3, 2
/* 801DCF64 001D2CE4  7C 65 00 2E */	lwzx r3, r5, r0
/* 801DCF68 001D2CE8  7C 85 01 2E */	stwx r4, r5, r0
/* 801DCF6C 001D2CEC  4E 80 00 20 */	blr 

.global __OSGetInterruptHandler
__OSGetInterruptHandler:
/* 801DCF70 001D2CF0  80 8D C2 B0 */	lwz r4, lbl_805A06D0-_SDA_BASE_(r13)
/* 801DCF74 001D2CF4  54 60 10 3A */	slwi r0, r3, 2
/* 801DCF78 001D2CF8  7C 64 00 2E */	lwzx r3, r4, r0
/* 801DCF7C 001D2CFC  4E 80 00 20 */	blr 

.global __OSInterruptInit
__OSInterruptInit:
/* 801DCF80 001D2D00  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801DCF84 001D2D04  7C 08 02 A6 */	mflr r0
/* 801DCF88 001D2D08  38 80 00 00 */	li r4, 0
/* 801DCF8C 001D2D0C  38 A0 00 80 */	li r5, 0x80
/* 801DCF90 001D2D10  90 01 00 24 */	stw r0, 0x24(r1)
/* 801DCF94 001D2D14  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801DCF98 001D2D18  3F E0 80 00 */	lis r31, 0x80003040@ha
/* 801DCF9C 001D2D1C  38 7F 30 40 */	addi r3, r31, 0x80003040@l
/* 801DCFA0 001D2D20  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801DCFA4 001D2D24  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801DCFA8 001D2D28  90 6D C2 B0 */	stw r3, lbl_805A06D0-_SDA_BASE_(r13)
/* 801DCFAC 001D2D2C  4B E2 74 91 */	bl memset
/* 801DCFB0 001D2D30  38 C0 00 00 */	li r6, 0
/* 801DCFB4 001D2D34  38 A0 00 F0 */	li r5, 0xf0
/* 801DCFB8 001D2D38  90 DF 00 C4 */	stw r6, 0xc4(r31)
/* 801DCFBC 001D2D3C  3C 80 CC 00 */	lis r4, 0xCC003004@ha
/* 801DCFC0 001D2D40  3C 00 40 00 */	lis r0, 0x4000
/* 801DCFC4 001D2D44  3C 60 CD 00 */	lis r3, 0xCD000034@ha
/* 801DCFC8 001D2D48  90 DF 00 C8 */	stw r6, 0xc8(r31)
/* 801DCFCC 001D2D4C  3B C0 FF F0 */	li r30, -16
/* 801DCFD0 001D2D50  90 A4 30 04 */	stw r5, 0xCC003004@l(r4)
/* 801DCFD4 001D2D54  90 03 00 34 */	stw r0, 0xCD000034@l(r3)
/* 801DCFD8 001D2D58  4B FF FF 39 */	bl OSDisableInterrupts
/* 801DCFDC 001D2D5C  80 1F 00 C4 */	lwz r0, 0xc4(r31)
/* 801DCFE0 001D2D60  7C 7D 1B 78 */	mr r29, r3
/* 801DCFE4 001D2D64  80 9F 00 C8 */	lwz r4, 0xc8(r31)
/* 801DCFE8 001D2D68  7F DE 03 78 */	or r30, r30, r0
/* 801DCFEC 001D2D6C  7C 00 20 F8 */	nor r0, r0, r4
/* 801DCFF0 001D2D70  93 DF 00 C4 */	stw r30, 0xc4(r31)
/* 801DCFF4 001D2D74  54 03 00 36 */	rlwinm r3, r0, 0, 0, 0x1b
/* 801DCFF8 001D2D78  7F DE 23 78 */	or r30, r30, r4
/* 801DCFFC 001D2D7C  48 00 00 0C */	b lbl_801DD008
lbl_801DD000:
/* 801DD000 001D2D80  7F C4 F3 78 */	mr r4, r30
/* 801DD004 001D2D84  48 00 00 41 */	bl SetInterruptMask
lbl_801DD008:
/* 801DD008 001D2D88  2C 03 00 00 */	cmpwi r3, 0
/* 801DD00C 001D2D8C  40 82 FF F4 */	bne lbl_801DD000
/* 801DD010 001D2D90  7F A3 EB 78 */	mr r3, r29
/* 801DD014 001D2D94  4B FF FF 25 */	bl OSRestoreInterrupts
/* 801DD018 001D2D98  3C 80 80 1E */	lis r4, ExternalInterruptHandler@ha
/* 801DD01C 001D2D9C  38 60 00 04 */	li r3, 4
/* 801DD020 001D2DA0  38 84 D6 44 */	addi r4, r4, ExternalInterruptHandler@l
/* 801DD024 001D2DA4  4B FF 93 ED */	bl __OSSetExceptionHandler
/* 801DD028 001D2DA8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801DD02C 001D2DAC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801DD030 001D2DB0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801DD034 001D2DB4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801DD038 001D2DB8  7C 08 03 A6 */	mtlr r0
/* 801DD03C 001D2DBC  38 21 00 20 */	addi r1, r1, 0x20
/* 801DD040 001D2DC0  4E 80 00 20 */	blr 

.global SetInterruptMask
SetInterruptMask:
/* 801DD044 001D2DC4  7C 60 00 34 */	cntlzw r0, r3
/* 801DD048 001D2DC8  2C 00 00 0C */	cmpwi r0, 0xc
/* 801DD04C 001D2DCC  40 80 00 24 */	bge lbl_801DD070
/* 801DD050 001D2DD0  2C 00 00 08 */	cmpwi r0, 8
/* 801DD054 001D2DD4  41 82 00 CC */	beq lbl_801DD120
/* 801DD058 001D2DD8  40 80 00 F4 */	bge lbl_801DD14C
/* 801DD05C 001D2DDC  2C 00 00 05 */	cmpwi r0, 5
/* 801DD060 001D2DE0  40 80 00 80 */	bge lbl_801DD0E0
/* 801DD064 001D2DE4  2C 00 00 00 */	cmpwi r0, 0
/* 801DD068 001D2DE8  40 80 00 28 */	bge lbl_801DD090
/* 801DD06C 001D2DEC  4E 80 00 20 */	blr 
lbl_801DD070:
/* 801DD070 001D2DF0  2C 00 00 11 */	cmpwi r0, 0x11
/* 801DD074 001D2DF4  40 80 00 10 */	bge lbl_801DD084
/* 801DD078 001D2DF8  2C 00 00 0F */	cmpwi r0, 0xf
/* 801DD07C 001D2DFC  40 80 01 58 */	bge lbl_801DD1D4
/* 801DD080 001D2E00  48 00 01 10 */	b lbl_801DD190
lbl_801DD084:
/* 801DD084 001D2E04  2C 00 00 1C */	cmpwi r0, 0x1c
/* 801DD088 001D2E08  4C 80 00 20 */	bgelr 
/* 801DD08C 001D2E0C  48 00 01 7C */	b lbl_801DD208
lbl_801DD090:
/* 801DD090 001D2E10  54 80 00 01 */	rlwinm. r0, r4, 0, 0, 0
/* 801DD094 001D2E14  38 A0 00 00 */	li r5, 0
/* 801DD098 001D2E18  40 82 00 08 */	bne lbl_801DD0A0
/* 801DD09C 001D2E1C  60 A5 00 01 */	ori r5, r5, 1
lbl_801DD0A0:
/* 801DD0A0 001D2E20  54 80 00 43 */	rlwinm. r0, r4, 0, 1, 1
/* 801DD0A4 001D2E24  40 82 00 08 */	bne lbl_801DD0AC
/* 801DD0A8 001D2E28  60 A5 00 02 */	ori r5, r5, 2
lbl_801DD0AC:
/* 801DD0AC 001D2E2C  54 80 00 85 */	rlwinm. r0, r4, 0, 2, 2
/* 801DD0B0 001D2E30  40 82 00 08 */	bne lbl_801DD0B8
/* 801DD0B4 001D2E34  60 A5 00 04 */	ori r5, r5, 4
lbl_801DD0B8:
/* 801DD0B8 001D2E38  54 80 00 C7 */	rlwinm. r0, r4, 0, 3, 3
/* 801DD0BC 001D2E3C  40 82 00 08 */	bne lbl_801DD0C4
/* 801DD0C0 001D2E40  60 A5 00 08 */	ori r5, r5, 8
lbl_801DD0C4:
/* 801DD0C4 001D2E44  54 80 01 09 */	rlwinm. r0, r4, 0, 4, 4
/* 801DD0C8 001D2E48  40 82 00 08 */	bne lbl_801DD0D0
/* 801DD0CC 001D2E4C  60 A5 00 10 */	ori r5, r5, 0x10
lbl_801DD0D0:
/* 801DD0D0 001D2E50  3C 80 CC 00 */	lis r4, 0xCC00401C@ha
/* 801DD0D4 001D2E54  54 63 01 7E */	clrlwi r3, r3, 5
/* 801DD0D8 001D2E58  B0 A4 40 1C */	sth r5, 0xCC00401C@l(r4)
/* 801DD0DC 001D2E5C  4E 80 00 20 */	blr 
lbl_801DD0E0:
/* 801DD0E0 001D2E60  3C A0 CC 00 */	lis r5, 0xCC00500A@ha
/* 801DD0E4 001D2E64  54 80 01 4B */	rlwinm. r0, r4, 0, 5, 5
/* 801DD0E8 001D2E68  A0 A5 50 0A */	lhz r5, 0xCC00500A@l(r5)
/* 801DD0EC 001D2E6C  54 A5 07 6C */	rlwinm r5, r5, 0, 0x1d, 0x16
/* 801DD0F0 001D2E70  40 82 00 08 */	bne lbl_801DD0F8
/* 801DD0F4 001D2E74  60 A5 00 10 */	ori r5, r5, 0x10
lbl_801DD0F8:
/* 801DD0F8 001D2E78  54 80 01 8D */	rlwinm. r0, r4, 0, 6, 6
/* 801DD0FC 001D2E7C  40 82 00 08 */	bne lbl_801DD104
/* 801DD100 001D2E80  60 A5 00 40 */	ori r5, r5, 0x40
lbl_801DD104:
/* 801DD104 001D2E84  54 80 01 CF */	rlwinm. r0, r4, 0, 7, 7
/* 801DD108 001D2E88  40 82 00 08 */	bne lbl_801DD110
/* 801DD10C 001D2E8C  60 A5 01 00 */	ori r5, r5, 0x100
lbl_801DD110:
/* 801DD110 001D2E90  3C 80 CC 00 */	lis r4, 0xCC00500A@ha
/* 801DD114 001D2E94  54 63 02 08 */	rlwinm r3, r3, 0, 8, 4
/* 801DD118 001D2E98  B0 A4 50 0A */	sth r5, 0xCC00500A@l(r4)
/* 801DD11C 001D2E9C  4E 80 00 20 */	blr 
lbl_801DD120:
/* 801DD120 001D2EA0  54 80 02 11 */	rlwinm. r0, r4, 0, 8, 8
/* 801DD124 001D2EA4  3C 80 CD 00 */	lis r4, 0xCD006C00@ha
/* 801DD128 001D2EA8  80 A4 6C 00 */	lwz r5, 0xCD006C00@l(r4)
/* 801DD12C 001D2EAC  38 00 FF D3 */	li r0, -45
/* 801DD130 001D2EB0  7C A5 00 38 */	and r5, r5, r0
/* 801DD134 001D2EB4  40 82 00 08 */	bne lbl_801DD13C
/* 801DD138 001D2EB8  60 A5 00 04 */	ori r5, r5, 4
lbl_801DD13C:
/* 801DD13C 001D2EBC  3C 80 CD 00 */	lis r4, 0xCD006C00@ha
/* 801DD140 001D2EC0  54 63 02 4E */	rlwinm r3, r3, 0, 9, 7
/* 801DD144 001D2EC4  90 A4 6C 00 */	stw r5, 0xCD006C00@l(r4)
/* 801DD148 001D2EC8  4E 80 00 20 */	blr 
lbl_801DD14C:
/* 801DD14C 001D2ECC  54 80 02 53 */	rlwinm. r0, r4, 0, 9, 9
/* 801DD150 001D2ED0  3C A0 CD 00 */	lis r5, 0xCD006800@ha
/* 801DD154 001D2ED4  80 A5 68 00 */	lwz r5, 0xCD006800@l(r5)
/* 801DD158 001D2ED8  38 00 D3 F0 */	li r0, -11280
/* 801DD15C 001D2EDC  7C A5 00 38 */	and r5, r5, r0
/* 801DD160 001D2EE0  40 82 00 08 */	bne lbl_801DD168
/* 801DD164 001D2EE4  60 A5 00 01 */	ori r5, r5, 1
lbl_801DD168:
/* 801DD168 001D2EE8  54 80 02 95 */	rlwinm. r0, r4, 0, 0xa, 0xa
/* 801DD16C 001D2EEC  40 82 00 08 */	bne lbl_801DD174
/* 801DD170 001D2EF0  60 A5 00 04 */	ori r5, r5, 4
lbl_801DD174:
/* 801DD174 001D2EF4  54 80 02 D7 */	rlwinm. r0, r4, 0, 0xb, 0xb
/* 801DD178 001D2EF8  40 82 00 08 */	bne lbl_801DD180
/* 801DD17C 001D2EFC  60 A5 04 00 */	ori r5, r5, 0x400
lbl_801DD180:
/* 801DD180 001D2F00  3C 80 CD 00 */	lis r4, 0xCD006800@ha
/* 801DD184 001D2F04  54 63 03 10 */	rlwinm r3, r3, 0, 0xc, 8
/* 801DD188 001D2F08  90 A4 68 00 */	stw r5, 0xCD006800@l(r4)
/* 801DD18C 001D2F0C  4E 80 00 20 */	blr 
lbl_801DD190:
/* 801DD190 001D2F10  54 80 03 19 */	rlwinm. r0, r4, 0, 0xc, 0xc
/* 801DD194 001D2F14  3C A0 CD 00 */	lis r5, 0xCD006814@ha
/* 801DD198 001D2F18  80 A5 68 14 */	lwz r5, 0xCD006814@l(r5)
/* 801DD19C 001D2F1C  38 00 F3 F0 */	li r0, -3088
/* 801DD1A0 001D2F20  7C A5 00 38 */	and r5, r5, r0
/* 801DD1A4 001D2F24  40 82 00 08 */	bne lbl_801DD1AC
/* 801DD1A8 001D2F28  60 A5 00 01 */	ori r5, r5, 1
lbl_801DD1AC:
/* 801DD1AC 001D2F2C  54 80 03 5B */	rlwinm. r0, r4, 0, 0xd, 0xd
/* 801DD1B0 001D2F30  40 82 00 08 */	bne lbl_801DD1B8
/* 801DD1B4 001D2F34  60 A5 00 04 */	ori r5, r5, 4
lbl_801DD1B8:
/* 801DD1B8 001D2F38  54 80 03 9D */	rlwinm. r0, r4, 0, 0xe, 0xe
/* 801DD1BC 001D2F3C  40 82 00 08 */	bne lbl_801DD1C4
/* 801DD1C0 001D2F40  60 A5 04 00 */	ori r5, r5, 0x400
lbl_801DD1C4:
/* 801DD1C4 001D2F44  3C 80 CD 00 */	lis r4, 0xCD006814@ha
/* 801DD1C8 001D2F48  54 63 03 D6 */	rlwinm r3, r3, 0, 0xf, 0xb
/* 801DD1CC 001D2F4C  90 A4 68 14 */	stw r5, 0xCD006814@l(r4)
/* 801DD1D0 001D2F50  4E 80 00 20 */	blr 
lbl_801DD1D4:
/* 801DD1D4 001D2F54  3C A0 CD 00 */	lis r5, 0xCD006828@ha
/* 801DD1D8 001D2F58  54 80 03 DF */	rlwinm. r0, r4, 0, 0xf, 0xf
/* 801DD1DC 001D2F5C  80 A5 68 28 */	lwz r5, 0xCD006828@l(r5)
/* 801DD1E0 001D2F60  54 A5 00 36 */	rlwinm r5, r5, 0, 0, 0x1b
/* 801DD1E4 001D2F64  40 82 00 08 */	bne lbl_801DD1EC
/* 801DD1E8 001D2F68  60 A5 00 01 */	ori r5, r5, 1
lbl_801DD1EC:
/* 801DD1EC 001D2F6C  54 80 04 21 */	rlwinm. r0, r4, 0, 0x10, 0x10
/* 801DD1F0 001D2F70  40 82 00 08 */	bne lbl_801DD1F8
/* 801DD1F4 001D2F74  60 A5 00 04 */	ori r5, r5, 4
lbl_801DD1F8:
/* 801DD1F8 001D2F78  3C 80 CD 00 */	lis r4, 0xCD006828@ha
/* 801DD1FC 001D2F7C  54 63 04 5C */	rlwinm r3, r3, 0, 0x11, 0xe
/* 801DD200 001D2F80  90 A4 68 28 */	stw r5, 0xCD006828@l(r4)
/* 801DD204 001D2F84  4E 80 00 20 */	blr 
lbl_801DD208:
/* 801DD208 001D2F88  54 80 04 63 */	rlwinm. r0, r4, 0, 0x11, 0x11
/* 801DD20C 001D2F8C  38 A0 00 F0 */	li r5, 0xf0
/* 801DD210 001D2F90  40 82 00 08 */	bne lbl_801DD218
/* 801DD214 001D2F94  60 A5 08 00 */	ori r5, r5, 0x800
lbl_801DD218:
/* 801DD218 001D2F98  54 80 05 29 */	rlwinm. r0, r4, 0, 0x14, 0x14
/* 801DD21C 001D2F9C  40 82 00 08 */	bne lbl_801DD224
/* 801DD220 001D2FA0  60 A5 00 08 */	ori r5, r5, 8
lbl_801DD224:
/* 801DD224 001D2FA4  54 80 05 6B */	rlwinm. r0, r4, 0, 0x15, 0x15
/* 801DD228 001D2FA8  40 82 00 08 */	bne lbl_801DD230
/* 801DD22C 001D2FAC  60 A5 00 04 */	ori r5, r5, 4
lbl_801DD230:
/* 801DD230 001D2FB0  54 80 05 AD */	rlwinm. r0, r4, 0, 0x16, 0x16
/* 801DD234 001D2FB4  40 82 00 08 */	bne lbl_801DD23C
/* 801DD238 001D2FB8  60 A5 00 02 */	ori r5, r5, 2
lbl_801DD23C:
/* 801DD23C 001D2FBC  54 80 05 EF */	rlwinm. r0, r4, 0, 0x17, 0x17
/* 801DD240 001D2FC0  40 82 00 08 */	bne lbl_801DD248
/* 801DD244 001D2FC4  60 A5 00 01 */	ori r5, r5, 1
lbl_801DD248:
/* 801DD248 001D2FC8  54 80 06 31 */	rlwinm. r0, r4, 0, 0x18, 0x18
/* 801DD24C 001D2FCC  40 82 00 08 */	bne lbl_801DD254
/* 801DD250 001D2FD0  60 A5 01 00 */	ori r5, r5, 0x100
lbl_801DD254:
/* 801DD254 001D2FD4  54 80 06 73 */	rlwinm. r0, r4, 0, 0x19, 0x19
/* 801DD258 001D2FD8  40 82 00 08 */	bne lbl_801DD260
/* 801DD25C 001D2FDC  60 A5 10 00 */	ori r5, r5, 0x1000
lbl_801DD260:
/* 801DD260 001D2FE0  54 80 04 A5 */	rlwinm. r0, r4, 0, 0x12, 0x12
/* 801DD264 001D2FE4  40 82 00 08 */	bne lbl_801DD26C
/* 801DD268 001D2FE8  60 A5 02 00 */	ori r5, r5, 0x200
lbl_801DD26C:
/* 801DD26C 001D2FEC  54 80 04 E7 */	rlwinm. r0, r4, 0, 0x13, 0x13
/* 801DD270 001D2FF0  40 82 00 08 */	bne lbl_801DD278
/* 801DD274 001D2FF4  60 A5 04 00 */	ori r5, r5, 0x400
lbl_801DD278:
/* 801DD278 001D2FF8  54 80 06 B5 */	rlwinm. r0, r4, 0, 0x1a, 0x1a
/* 801DD27C 001D2FFC  40 82 00 08 */	bne lbl_801DD284
/* 801DD280 001D3000  60 A5 20 00 */	ori r5, r5, 0x2000
lbl_801DD284:
/* 801DD284 001D3004  54 80 06 F7 */	rlwinm. r0, r4, 0, 0x1b, 0x1b
/* 801DD288 001D3008  40 82 00 08 */	bne lbl_801DD290
/* 801DD28C 001D300C  60 A5 40 00 */	ori r5, r5, 0x4000
lbl_801DD290:
/* 801DD290 001D3010  3C 80 CC 00 */	lis r4, 0xCC003004@ha
/* 801DD294 001D3014  54 63 07 20 */	rlwinm r3, r3, 0, 0x1c, 0x10
/* 801DD298 001D3018  90 A4 30 04 */	stw r5, 0xCC003004@l(r4)
/* 801DD29C 001D301C  4E 80 00 20 */	blr 

.global __OSMaskInterrupts
__OSMaskInterrupts:
/* 801DD2A0 001D3020  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801DD2A4 001D3024  7C 08 02 A6 */	mflr r0
/* 801DD2A8 001D3028  90 01 00 24 */	stw r0, 0x24(r1)
/* 801DD2AC 001D302C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801DD2B0 001D3030  7C 7F 1B 78 */	mr r31, r3
/* 801DD2B4 001D3034  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801DD2B8 001D3038  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801DD2BC 001D303C  4B FF FC 55 */	bl OSDisableInterrupts
/* 801DD2C0 001D3040  3C 80 80 00 */	lis r4, 0x800000C4@ha
/* 801DD2C4 001D3044  7C 7E 1B 78 */	mr r30, r3
/* 801DD2C8 001D3048  83 A4 00 C4 */	lwz r29, 0x800000C4@l(r4)
/* 801DD2CC 001D304C  80 A4 00 C8 */	lwz r5, 0xc8(r4)
/* 801DD2D0 001D3050  7F A0 2B 78 */	or r0, r29, r5
/* 801DD2D4 001D3054  7F E3 00 78 */	andc r3, r31, r0
/* 801DD2D8 001D3058  7F FF EB 78 */	or r31, r31, r29
/* 801DD2DC 001D305C  93 E4 00 C4 */	stw r31, 0xc4(r4)
/* 801DD2E0 001D3060  7F FF 2B 78 */	or r31, r31, r5
/* 801DD2E4 001D3064  48 00 00 0C */	b lbl_801DD2F0
lbl_801DD2E8:
/* 801DD2E8 001D3068  7F E4 FB 78 */	mr r4, r31
/* 801DD2EC 001D306C  4B FF FD 59 */	bl SetInterruptMask
lbl_801DD2F0:
/* 801DD2F0 001D3070  2C 03 00 00 */	cmpwi r3, 0
/* 801DD2F4 001D3074  40 82 FF F4 */	bne lbl_801DD2E8
/* 801DD2F8 001D3078  7F C3 F3 78 */	mr r3, r30
/* 801DD2FC 001D307C  4B FF FC 3D */	bl OSRestoreInterrupts
/* 801DD300 001D3080  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801DD304 001D3084  7F A3 EB 78 */	mr r3, r29
/* 801DD308 001D3088  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801DD30C 001D308C  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801DD310 001D3090  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801DD314 001D3094  7C 08 03 A6 */	mtlr r0
/* 801DD318 001D3098  38 21 00 20 */	addi r1, r1, 0x20
/* 801DD31C 001D309C  4E 80 00 20 */	blr 

.global __OSUnmaskInterrupts
__OSUnmaskInterrupts:
/* 801DD320 001D30A0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801DD324 001D30A4  7C 08 02 A6 */	mflr r0
/* 801DD328 001D30A8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801DD32C 001D30AC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801DD330 001D30B0  7C 7F 1B 78 */	mr r31, r3
/* 801DD334 001D30B4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801DD338 001D30B8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801DD33C 001D30BC  4B FF FB D5 */	bl OSDisableInterrupts
/* 801DD340 001D30C0  3C 80 80 00 */	lis r4, 0x800000C4@ha
/* 801DD344 001D30C4  7C 7E 1B 78 */	mr r30, r3
/* 801DD348 001D30C8  83 A4 00 C4 */	lwz r29, 0x800000C4@l(r4)
/* 801DD34C 001D30CC  80 A4 00 C8 */	lwz r5, 0xc8(r4)
/* 801DD350 001D30D0  7F A0 2B 78 */	or r0, r29, r5
/* 801DD354 001D30D4  7F E3 00 38 */	and r3, r31, r0
/* 801DD358 001D30D8  7F BF F8 78 */	andc r31, r29, r31
/* 801DD35C 001D30DC  93 E4 00 C4 */	stw r31, 0xc4(r4)
/* 801DD360 001D30E0  7F FF 2B 78 */	or r31, r31, r5
/* 801DD364 001D30E4  48 00 00 0C */	b lbl_801DD370
lbl_801DD368:
/* 801DD368 001D30E8  7F E4 FB 78 */	mr r4, r31
/* 801DD36C 001D30EC  4B FF FC D9 */	bl SetInterruptMask
lbl_801DD370:
/* 801DD370 001D30F0  2C 03 00 00 */	cmpwi r3, 0
/* 801DD374 001D30F4  40 82 FF F4 */	bne lbl_801DD368
/* 801DD378 001D30F8  7F C3 F3 78 */	mr r3, r30
/* 801DD37C 001D30FC  4B FF FB BD */	bl OSRestoreInterrupts
/* 801DD380 001D3100  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801DD384 001D3104  7F A3 EB 78 */	mr r3, r29
/* 801DD388 001D3108  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801DD38C 001D310C  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801DD390 001D3110  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801DD394 001D3114  7C 08 03 A6 */	mtlr r0
/* 801DD398 001D3118  38 21 00 20 */	addi r1, r1, 0x20
/* 801DD39C 001D311C  4E 80 00 20 */	blr 

.global __OSDispatchInterrupt
__OSDispatchInterrupt:
/* 801DD3A0 001D3120  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801DD3A4 001D3124  7C 08 02 A6 */	mflr r0
/* 801DD3A8 001D3128  3C 60 CC 00 */	lis r3, 0xCC003000@ha
/* 801DD3AC 001D312C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801DD3B0 001D3130  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801DD3B4 001D3134  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801DD3B8 001D3138  7C 9E 23 78 */	mr r30, r4
/* 801DD3BC 001D313C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801DD3C0 001D3140  83 E3 30 00 */	lwz r31, 0xCC003000@l(r3)
/* 801DD3C4 001D3144  80 03 30 04 */	lwz r0, 0x3004(r3)
/* 801DD3C8 001D3148  57 FF 04 1D */	rlwinm. r31, r31, 0, 0x10, 0xe
/* 801DD3CC 001D314C  41 82 00 0C */	beq lbl_801DD3D8
/* 801DD3D0 001D3150  7F E0 00 39 */	and. r0, r31, r0
/* 801DD3D4 001D3154  40 82 00 0C */	bne lbl_801DD3E0
lbl_801DD3D8:
/* 801DD3D8 001D3158  7F C3 F3 78 */	mr r3, r30
/* 801DD3DC 001D315C  4B FF AC D9 */	bl OSLoadContext
lbl_801DD3E0:
/* 801DD3E0 001D3160  57 E0 06 31 */	rlwinm. r0, r31, 0, 0x18, 0x18
/* 801DD3E4 001D3164  38 00 00 00 */	li r0, 0
/* 801DD3E8 001D3168  41 82 00 48 */	beq lbl_801DD430
/* 801DD3EC 001D316C  3C 60 CC 00 */	lis r3, 0xCC00401E@ha
/* 801DD3F0 001D3170  A0 83 40 1E */	lhz r4, 0xCC00401E@l(r3)
/* 801DD3F4 001D3174  54 83 07 FF */	clrlwi. r3, r4, 0x1f
/* 801DD3F8 001D3178  41 82 00 08 */	beq lbl_801DD400
/* 801DD3FC 001D317C  64 00 80 00 */	oris r0, r0, 0x8000
lbl_801DD400:
/* 801DD400 001D3180  54 83 07 BD */	rlwinm. r3, r4, 0, 0x1e, 0x1e
/* 801DD404 001D3184  41 82 00 08 */	beq lbl_801DD40C
/* 801DD408 001D3188  64 00 40 00 */	oris r0, r0, 0x4000
lbl_801DD40C:
/* 801DD40C 001D318C  54 83 07 7B */	rlwinm. r3, r4, 0, 0x1d, 0x1d
/* 801DD410 001D3190  41 82 00 08 */	beq lbl_801DD418
/* 801DD414 001D3194  64 00 20 00 */	oris r0, r0, 0x2000
lbl_801DD418:
/* 801DD418 001D3198  54 83 07 39 */	rlwinm. r3, r4, 0, 0x1c, 0x1c
/* 801DD41C 001D319C  41 82 00 08 */	beq lbl_801DD424
/* 801DD420 001D31A0  64 00 10 00 */	oris r0, r0, 0x1000
lbl_801DD424:
/* 801DD424 001D31A4  54 83 06 F7 */	rlwinm. r3, r4, 0, 0x1b, 0x1b
/* 801DD428 001D31A8  41 82 00 08 */	beq lbl_801DD430
/* 801DD42C 001D31AC  64 00 08 00 */	oris r0, r0, 0x800
lbl_801DD430:
/* 801DD430 001D31B0  57 E3 06 73 */	rlwinm. r3, r31, 0, 0x19, 0x19
/* 801DD434 001D31B4  41 82 00 30 */	beq lbl_801DD464
/* 801DD438 001D31B8  3C 60 CC 00 */	lis r3, 0xCC00500A@ha
/* 801DD43C 001D31BC  A0 83 50 0A */	lhz r4, 0xCC00500A@l(r3)
/* 801DD440 001D31C0  54 83 07 39 */	rlwinm. r3, r4, 0, 0x1c, 0x1c
/* 801DD444 001D31C4  41 82 00 08 */	beq lbl_801DD44C
/* 801DD448 001D31C8  64 00 04 00 */	oris r0, r0, 0x400
lbl_801DD44C:
/* 801DD44C 001D31CC  54 83 06 B5 */	rlwinm. r3, r4, 0, 0x1a, 0x1a
/* 801DD450 001D31D0  41 82 00 08 */	beq lbl_801DD458
/* 801DD454 001D31D4  64 00 02 00 */	oris r0, r0, 0x200
lbl_801DD458:
/* 801DD458 001D31D8  54 83 06 31 */	rlwinm. r3, r4, 0, 0x18, 0x18
/* 801DD45C 001D31DC  41 82 00 08 */	beq lbl_801DD464
/* 801DD460 001D31E0  64 00 01 00 */	oris r0, r0, 0x100
lbl_801DD464:
/* 801DD464 001D31E4  57 E3 06 B5 */	rlwinm. r3, r31, 0, 0x1a, 0x1a
/* 801DD468 001D31E8  41 82 00 18 */	beq lbl_801DD480
/* 801DD46C 001D31EC  3C 60 CD 00 */	lis r3, 0xCD006C00@ha
/* 801DD470 001D31F0  80 63 6C 00 */	lwz r3, 0xCD006C00@l(r3)
/* 801DD474 001D31F4  54 63 07 39 */	rlwinm. r3, r3, 0, 0x1c, 0x1c
/* 801DD478 001D31F8  41 82 00 08 */	beq lbl_801DD480
/* 801DD47C 001D31FC  64 00 00 80 */	oris r0, r0, 0x80
lbl_801DD480:
/* 801DD480 001D3200  57 E3 06 F7 */	rlwinm. r3, r31, 0, 0x1b, 0x1b
/* 801DD484 001D3204  41 82 00 7C */	beq lbl_801DD500
/* 801DD488 001D3208  3C 60 CD 00 */	lis r3, 0xCD006800@ha
/* 801DD48C 001D320C  80 83 68 00 */	lwz r4, 0xCD006800@l(r3)
/* 801DD490 001D3210  54 83 07 BD */	rlwinm. r3, r4, 0, 0x1e, 0x1e
/* 801DD494 001D3214  41 82 00 08 */	beq lbl_801DD49C
/* 801DD498 001D3218  64 00 00 40 */	oris r0, r0, 0x40
lbl_801DD49C:
/* 801DD49C 001D321C  54 83 07 39 */	rlwinm. r3, r4, 0, 0x1c, 0x1c
/* 801DD4A0 001D3220  41 82 00 08 */	beq lbl_801DD4A8
/* 801DD4A4 001D3224  64 00 00 20 */	oris r0, r0, 0x20
lbl_801DD4A8:
/* 801DD4A8 001D3228  54 83 05 29 */	rlwinm. r3, r4, 0, 0x14, 0x14
/* 801DD4AC 001D322C  41 82 00 08 */	beq lbl_801DD4B4
/* 801DD4B0 001D3230  64 00 00 10 */	oris r0, r0, 0x10
lbl_801DD4B4:
/* 801DD4B4 001D3234  3C 60 CD 00 */	lis r3, 0xCD006814@ha
/* 801DD4B8 001D3238  80 83 68 14 */	lwz r4, 0xCD006814@l(r3)
/* 801DD4BC 001D323C  54 83 07 BD */	rlwinm. r3, r4, 0, 0x1e, 0x1e
/* 801DD4C0 001D3240  41 82 00 08 */	beq lbl_801DD4C8
/* 801DD4C4 001D3244  64 00 00 08 */	oris r0, r0, 8
lbl_801DD4C8:
/* 801DD4C8 001D3248  54 83 07 39 */	rlwinm. r3, r4, 0, 0x1c, 0x1c
/* 801DD4CC 001D324C  41 82 00 08 */	beq lbl_801DD4D4
/* 801DD4D0 001D3250  64 00 00 04 */	oris r0, r0, 4
lbl_801DD4D4:
/* 801DD4D4 001D3254  54 83 05 29 */	rlwinm. r3, r4, 0, 0x14, 0x14
/* 801DD4D8 001D3258  41 82 00 08 */	beq lbl_801DD4E0
/* 801DD4DC 001D325C  64 00 00 02 */	oris r0, r0, 2
lbl_801DD4E0:
/* 801DD4E0 001D3260  3C 60 CD 00 */	lis r3, 0xCD006828@ha
/* 801DD4E4 001D3264  80 83 68 28 */	lwz r4, 0xCD006828@l(r3)
/* 801DD4E8 001D3268  54 83 07 BD */	rlwinm. r3, r4, 0, 0x1e, 0x1e
/* 801DD4EC 001D326C  41 82 00 08 */	beq lbl_801DD4F4
/* 801DD4F0 001D3270  64 00 00 01 */	oris r0, r0, 1
lbl_801DD4F4:
/* 801DD4F4 001D3274  54 83 07 39 */	rlwinm. r3, r4, 0, 0x1c, 0x1c
/* 801DD4F8 001D3278  41 82 00 08 */	beq lbl_801DD500
/* 801DD4FC 001D327C  60 00 80 00 */	ori r0, r0, 0x8000
lbl_801DD500:
/* 801DD500 001D3280  57 E3 04 A5 */	rlwinm. r3, r31, 0, 0x12, 0x12
/* 801DD504 001D3284  41 82 00 08 */	beq lbl_801DD50C
/* 801DD508 001D3288  60 00 00 20 */	ori r0, r0, 0x20
lbl_801DD50C:
/* 801DD50C 001D328C  57 E3 04 E7 */	rlwinm. r3, r31, 0, 0x13, 0x13
/* 801DD510 001D3290  41 82 00 08 */	beq lbl_801DD518
/* 801DD514 001D3294  60 00 00 40 */	ori r0, r0, 0x40
lbl_801DD518:
/* 801DD518 001D3298  57 E3 05 6B */	rlwinm. r3, r31, 0, 0x15, 0x15
/* 801DD51C 001D329C  41 82 00 08 */	beq lbl_801DD524
/* 801DD520 001D32A0  60 00 10 00 */	ori r0, r0, 0x1000
lbl_801DD524:
/* 801DD524 001D32A4  57 E3 05 AD */	rlwinm. r3, r31, 0, 0x16, 0x16
/* 801DD528 001D32A8  41 82 00 08 */	beq lbl_801DD530
/* 801DD52C 001D32AC  60 00 20 00 */	ori r0, r0, 0x2000
lbl_801DD530:
/* 801DD530 001D32B0  57 E3 05 EF */	rlwinm. r3, r31, 0, 0x17, 0x17
/* 801DD534 001D32B4  41 82 00 08 */	beq lbl_801DD53C
/* 801DD538 001D32B8  60 00 00 80 */	ori r0, r0, 0x80
lbl_801DD53C:
/* 801DD53C 001D32BC  57 E3 07 39 */	rlwinm. r3, r31, 0, 0x1c, 0x1c
/* 801DD540 001D32C0  41 82 00 08 */	beq lbl_801DD548
/* 801DD544 001D32C4  60 00 08 00 */	ori r0, r0, 0x800
lbl_801DD548:
/* 801DD548 001D32C8  57 E3 07 7B */	rlwinm. r3, r31, 0, 0x1d, 0x1d
/* 801DD54C 001D32CC  41 82 00 08 */	beq lbl_801DD554
/* 801DD550 001D32D0  60 00 04 00 */	ori r0, r0, 0x400
lbl_801DD554:
/* 801DD554 001D32D4  57 E3 07 BD */	rlwinm. r3, r31, 0, 0x1e, 0x1e
/* 801DD558 001D32D8  41 82 00 08 */	beq lbl_801DD560
/* 801DD55C 001D32DC  60 00 02 00 */	ori r0, r0, 0x200
lbl_801DD560:
/* 801DD560 001D32E0  57 E3 05 29 */	rlwinm. r3, r31, 0, 0x14, 0x14
/* 801DD564 001D32E4  41 82 00 08 */	beq lbl_801DD56C
/* 801DD568 001D32E8  60 00 40 00 */	ori r0, r0, 0x4000
lbl_801DD56C:
/* 801DD56C 001D32EC  57 E3 07 FF */	clrlwi. r3, r31, 0x1f
/* 801DD570 001D32F0  41 82 00 08 */	beq lbl_801DD578
/* 801DD574 001D32F4  60 00 01 00 */	ori r0, r0, 0x100
lbl_801DD578:
/* 801DD578 001D32F8  57 E3 04 63 */	rlwinm. r3, r31, 0, 0x11, 0x11
/* 801DD57C 001D32FC  41 82 00 08 */	beq lbl_801DD584
/* 801DD580 001D3300  60 00 00 10 */	ori r0, r0, 0x10
lbl_801DD584:
/* 801DD584 001D3304  3C 60 80 00 */	lis r3, 0x800000C4@ha
/* 801DD588 001D3308  80 83 00 C4 */	lwz r4, 0x800000C4@l(r3)
/* 801DD58C 001D330C  80 63 00 C8 */	lwz r3, 0xc8(r3)
/* 801DD590 001D3310  7C 83 1B 78 */	or r3, r4, r3
/* 801DD594 001D3314  7C 03 18 79 */	andc. r3, r0, r3
/* 801DD598 001D3318  41 82 00 88 */	beq lbl_801DD620
/* 801DD59C 001D331C  3C 80 80 47 */	lis r4, lbl_80468950@ha
/* 801DD5A0 001D3320  38 84 89 50 */	addi r4, r4, lbl_80468950@l
lbl_801DD5A4:
/* 801DD5A4 001D3324  80 04 00 00 */	lwz r0, 0(r4)
/* 801DD5A8 001D3328  7C 60 00 39 */	and. r0, r3, r0
/* 801DD5AC 001D332C  41 82 00 10 */	beq lbl_801DD5BC
/* 801DD5B0 001D3330  7C 00 00 34 */	cntlzw r0, r0
/* 801DD5B4 001D3334  7C 1D 07 34 */	extsh r29, r0
/* 801DD5B8 001D3338  48 00 00 0C */	b lbl_801DD5C4
lbl_801DD5BC:
/* 801DD5BC 001D333C  38 84 00 04 */	addi r4, r4, 4
/* 801DD5C0 001D3340  4B FF FF E4 */	b lbl_801DD5A4
lbl_801DD5C4:
/* 801DD5C4 001D3344  80 6D C2 B0 */	lwz r3, lbl_805A06D0-_SDA_BASE_(r13)
/* 801DD5C8 001D3348  57 A0 10 3A */	slwi r0, r29, 2
/* 801DD5CC 001D334C  7F E3 00 2E */	lwzx r31, r3, r0
/* 801DD5D0 001D3350  2C 1F 00 00 */	cmpwi r31, 0
/* 801DD5D4 001D3354  41 82 00 4C */	beq lbl_801DD620
/* 801DD5D8 001D3358  2C 1D 00 04 */	cmpwi r29, 4
/* 801DD5DC 001D335C  40 81 00 1C */	ble lbl_801DD5F8
/* 801DD5E0 001D3360  B3 AD C2 A4 */	sth r29, lbl_805A06C4-_SDA_BASE_(r13)
/* 801DD5E4 001D3364  48 00 45 51 */	bl OSGetTime
/* 801DD5E8 001D3368  90 8D C2 AC */	stw r4, lbl_805A06CC-_SDA_BASE_(r13)
/* 801DD5EC 001D336C  90 6D C2 A8 */	stw r3, lbl_805A06C8-_SDA_BASE_(r13)
/* 801DD5F0 001D3370  80 1E 01 98 */	lwz r0, 0x198(r30)
/* 801DD5F4 001D3374  90 0D C2 A0 */	stw r0, lbl_805A06C0-_SDA_BASE_(r13)
lbl_801DD5F8:
/* 801DD5F8 001D3378  48 00 31 69 */	bl OSDisableScheduler
/* 801DD5FC 001D337C  7F EC FB 78 */	mr r12, r31
/* 801DD600 001D3380  7F A3 EB 78 */	mr r3, r29
/* 801DD604 001D3384  7F C4 F3 78 */	mr r4, r30
/* 801DD608 001D3388  7D 89 03 A6 */	mtctr r12
/* 801DD60C 001D338C  4E 80 04 21 */	bctrl 
/* 801DD610 001D3390  48 00 31 8D */	bl OSEnableScheduler
/* 801DD614 001D3394  48 00 36 95 */	bl __OSReschedule
/* 801DD618 001D3398  7F C3 F3 78 */	mr r3, r30
/* 801DD61C 001D339C  4B FF AA 99 */	bl OSLoadContext
lbl_801DD620:
/* 801DD620 001D33A0  7F C3 F3 78 */	mr r3, r30
/* 801DD624 001D33A4  4B FF AA 91 */	bl OSLoadContext
/* 801DD628 001D33A8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801DD62C 001D33AC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801DD630 001D33B0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801DD634 001D33B4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801DD638 001D33B8  7C 08 03 A6 */	mtlr r0
/* 801DD63C 001D33BC  38 21 00 20 */	addi r1, r1, 0x20
/* 801DD640 001D33C0  4E 80 00 20 */	blr 

.global ExternalInterruptHandler
ExternalInterruptHandler:
/* 801DD644 001D33C4  90 04 00 00 */	stw r0, 0(r4)
/* 801DD648 001D33C8  90 24 00 04 */	stw r1, 4(r4)
/* 801DD64C 001D33CC  90 44 00 08 */	stw r2, 8(r4)
/* 801DD650 001D33D0  BC C4 00 18 */	stmw r6, 0x18(r4)
/* 801DD654 001D33D4  7C 11 E2 A6 */	mfspr r0, 0x391
/* 801DD658 001D33D8  90 04 01 A8 */	stw r0, 0x1a8(r4)
/* 801DD65C 001D33DC  7C 12 E2 A6 */	mfspr r0, 0x392
/* 801DD660 001D33E0  90 04 01 AC */	stw r0, 0x1ac(r4)
/* 801DD664 001D33E4  7C 13 E2 A6 */	mfspr r0, 0x393
/* 801DD668 001D33E8  90 04 01 B0 */	stw r0, 0x1b0(r4)
/* 801DD66C 001D33EC  7C 14 E2 A6 */	mfspr r0, 0x394
/* 801DD670 001D33F0  90 04 01 B4 */	stw r0, 0x1b4(r4)
/* 801DD674 001D33F4  7C 15 E2 A6 */	mfspr r0, 0x395
/* 801DD678 001D33F8  90 04 01 B8 */	stw r0, 0x1b8(r4)
/* 801DD67C 001D33FC  7C 16 E2 A6 */	mfspr r0, 0x396
/* 801DD680 001D3400  90 04 01 BC */	stw r0, 0x1bc(r4)
/* 801DD684 001D3404  7C 17 E2 A6 */	mfspr r0, 0x397
/* 801DD688 001D3408  90 04 01 C0 */	stw r0, 0x1c0(r4)
/* 801DD68C 001D340C  94 21 FF F8 */	stwu r1, -8(r1)
/* 801DD690 001D3410  4B FF FD 10 */	b __OSDispatchInterrupt

