
*** Running vivado
    with args -log top_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ip.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 425.746 ; gain = 137.270
Command: synth_design -top top_ip -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1554.934 ; gain = 97.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ip' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ctrl_stt_reg' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'decoder_4to16' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v:21]
	Parameter tmp bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'decoder_4to16' (1#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder_16to1' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to1.v:20]
INFO: [Synth 8-6157] synthesizing module 'encoder_16to4' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16to4' (2#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v:20]
INFO: [Synth 8-6157] synthesizing module 'encoder_4to2' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_4to2.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_4to2' (3#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_4to2.v:20]
INFO: [Synth 8-6157] synthesizing module 'encoder_2to1' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_2to1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_2to1' (4#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_2to1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16to1' (5#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to1.v:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[6] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[5] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[4] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[3] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[2] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[1] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register regfile_reg[0] in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cpu_dout_reg in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:106]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register temp_run_reg in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:108]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register temp_enable_reg in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:109]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register length_reg in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:110]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register tx_num_packet_reg in module ctrl_stt_reg. [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:111]
WARNING: [Synth 8-5788] Register regfile_reg[6] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register regfile_reg[5] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register regfile_reg[4] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register regfile_reg[3] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register regfile_reg[2] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register regfile_reg[1] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register regfile_reg[0] in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:95]
WARNING: [Synth 8-5788] Register cpu_dout_reg in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:106]
WARNING: [Synth 8-5788] Register temp_run_reg in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:108]
WARNING: [Synth 8-5788] Register temp_enable_reg in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:109]
WARNING: [Synth 8-5788] Register length_reg in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:110]
WARNING: [Synth 8-5788] Register tx_num_packet_reg in module ctrl_stt_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:111]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_stt_reg' (6#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'bin_to_gray' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_gray' (7#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
INFO: [Synth 8-6157] synthesizing module 'bin_to_gray__parameterized0' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_gray__parameterized0' (7#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
INFO: [Synth 8-6157] synthesizing module 'sync' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync' (8#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'sync__parameterized0' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync__parameterized0' (8#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'sync__parameterized1' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync__parameterized1' (8#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'gray_to_bin' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_bin' (9#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
INFO: [Synth 8-6157] synthesizing module 'gray_to_bin__parameterized0' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_bin__parameterized0' (9#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
	Parameter PAYLOAD_W bound to: 1500 - type: integer 
	Parameter DA bound to: 48'b101010101010101010101010101010101010101010101010 
	Parameter SA bound to: 48'b010101010101010101010101010101010101010101010101 
	Parameter VLAN bound to: 286331153 - type: integer 
	Parameter TYPE bound to: 8738 - type: integer 
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
	Parameter s7 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (10#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:21]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
	Parameter PAYLOAD_W bound to: 1500 - type: integer 
	Parameter DA bound to: 48'b101010101010101010101010101010101010101010101010 
	Parameter SA bound to: 48'b010101010101010101010101010101010101010101010101 
	Parameter VLAN bound to: 286331153 - type: integer 
	Parameter TYPE bound to: 8738 - type: integer 
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
WARNING: [Synth 8-6090] variable 'pkt_data_in_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:164]
WARNING: [Synth 8-6090] variable 'pkt_cnt_in_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:165]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:166]
WARNING: [Synth 8-6090] variable 'counter_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:167]
INFO: [Synth 8-251] 
DATA_FROM_TX=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx == DATA_SAMPLE=aaaaaaaaaaaa555555555555111111112222 [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:191]
INFO: [Synth 8-251] Pass [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:192]
INFO: [Synth 8-251] 
DATA_FROM_TX=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx != DATA_SAMPLE=aaaaaaaaaaaa555555555555111111112222 [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:196]
INFO: [Synth 8-251] Error [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:197]
INFO: [Synth 8-251] 
LENGTH_FROM_TX=x == LENGTH_USER=x [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:220]
INFO: [Synth 8-251] Pass [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:221]
INFO: [Synth 8-251] 
LENGTH FROM_TX=x != LENGTH_USER=x [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:225]
INFO: [Synth 8-251] Error [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:226]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:152]
INFO: [Synth 8-251] 
rx_num_packet=x [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:239]
WARNING: [Synth 8-6014] Unused sequential element pkt_cnt_in_reg_reg was removed.  [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:114]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (11#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_ip' (12#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v:21]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[15]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[14]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[13]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[12]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[11]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[10]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[9]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[8]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[7]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[6]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[5]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[4]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[3]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[2]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[1]
WARNING: [Synth 8-3331] design receiver has unconnected port pkt_cnt_in[0]
WARNING: [Synth 8-3331] design encoder_16to4 has unconnected port d_in[0]
WARNING: [Synth 8-3331] design encoder_2to1 has unconnected port d_in[0]
WARNING: [Synth 8-3331] design encoder_4to2 has unconnected port d_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1903.574 ; gain = 446.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1903.574 ; gain = 446.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1903.574 ; gain = 446.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1919.441 ; gain = 5.527
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/constrs_1/new/const_top_ip.xdc]
Finished Parsing XDC File [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/constrs_1/new/const_top_ip.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2625.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2625.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 2625.516 ; gain = 1168.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2625.516 ; gain = 1168.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2625.516 ; gain = 1168.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[47]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[46]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[45]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[44]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[43]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[42]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[41]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[40]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[39]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[38]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[37]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[36]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[35]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[34]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[33]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[32]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[31]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[30]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[29]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[28]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[27]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[26]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[25]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[24]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[23]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[22]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[21]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[20]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[19]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[18]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[17]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[16]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[15]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[14]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[13]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[12]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[11]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[10]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[9]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[8]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[7]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[6]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[5]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[4]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[3]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[2]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[1]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_regfile_reg[0]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1517]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1516]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1515]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1514]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1513]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1512]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1511]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1510]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1509]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1508]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1507]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1506]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1505]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1504]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1503]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1502]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1501]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1500]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1499]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1498]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1497]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1496]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1495]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1494]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1493]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1492]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1491]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1490]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1489]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1488]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1487]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1486]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1485]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1484]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1483]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1482]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1481]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1480]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1479]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1478]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1477]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1476]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1475]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1474]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1473]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1472]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1471]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1470]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1469]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1468]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1467]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1466]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:262]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
