#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0xf0b8e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xeeba50 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0xf34430_0 .net "clk", 0 0, v0xf33ad0_0;  1 drivers
v0xf34520_0 .var "dut_raddr0", 4 0;
v0xf345e0_0 .var "dut_raddr1", 4 0;
v0xf34680_0 .net "dut_rdata0", 31 0, v0xf31a30_0;  1 drivers
v0xf34750_0 .net "dut_rdata1", 31 0, v0xf31b30_0;  1 drivers
v0xf34840_0 .var "dut_waddr", 4 0;
v0xf34910_0 .var "dut_wdata", 31 0;
v0xf349e0_0 .var "dut_wen", 0 0;
v0xf34ab0 .array "rand_mem", 31 0, 31 0;
v0xf34be0_0 .var "rand_raddr", 4 0;
v0xf34c80_0 .var "rand_rdata", 31 0;
v0xf34d60_0 .var "rand_waddr", 4 0;
v0xf34e40_0 .var "rand_wdata", 31 0;
v0xf34f20_0 .net "reset", 0 0, v0xf33dd0_0;  1 drivers
S_0xeebbe0 .scope task, "check" "check" 3 52, 3 52 0, S_0xeeba50;
 .timescale 0 0;
v0xf0d6f0_0 .var "raddr0", 4 0;
v0xf30bf0_0 .var "raddr1", 4 0;
v0xf30cd0_0 .var "rdata0", 31 0;
v0xf30d90_0 .var "rdata1", 31 0;
v0xf30e70_0 .var "waddr", 4 0;
v0xf30fa0_0 .var "wdata", 31 0;
v0xf31080_0 .var "wen", 0 0;
TD_Top.check ;
    %load/vec4 v0xf33c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xf31080_0;
    %store/vec4 v0xf349e0_0, 0, 1;
    %load/vec4 v0xf30e70_0;
    %store/vec4 v0xf34840_0, 0, 5;
    %load/vec4 v0xf30fa0_0;
    %store/vec4 v0xf34910_0, 0, 32;
    %load/vec4 v0xf0d6f0_0;
    %store/vec4 v0xf34520_0, 0, 5;
    %load/vec4 v0xf30bf0_0;
    %store/vec4 v0xf345e0_0, 0, 5;
    %delay 8, 0;
    %load/vec4 v0xf33cf0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 73 "$display", "%3d: %b %2d %h | %2d %2d > %h %h", v0xf33b90_0, v0xf349e0_0, v0xf34840_0, v0xf34910_0, v0xf34520_0, v0xf345e0_0, v0xf34680_0, v0xf34750_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0xf30cd0_0;
    %load/vec4 v0xf30cd0_0;
    %load/vec4 v0xf34680_0;
    %xor;
    %load/vec4 v0xf30cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0xf33cf0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 81 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0xf33b90_0, "dut_rdata0", "rdata0", v0xf34680_0, v0xf30cd0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 84 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf33c50_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0xf33cf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 89 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %load/vec4 v0xf30d90_0;
    %load/vec4 v0xf30d90_0;
    %load/vec4 v0xf34750_0;
    %xor;
    %load/vec4 v0xf30d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %load/vec4 v0xf33cf0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call/w 3 82 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0xf33b90_0, "dut_rdata1", "rdata1", v0xf34750_0, v0xf30d90_0 {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call/w 3 85 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf33c50_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0xf33cf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call/w 3 90 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.14 ;
T_0.11 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0xf31140 .scope task, "directedCases" "directedCases" 3 104, 3 104 0, S_0xeeba50;
 .timescale 0 0;
TD_Top.directedCases ;
    %pushi/str "directedCases";
    %store/str v0xf33540_0;
    %fork TD_Top.t.test_case_begin, S_0xf33360;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %end;
S_0xf31340 .scope module, "dut" "RegfileZ2r1w_32x32b_RTL" 3 33, 4 11 0, S_0xeeba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr0";
    .port_info 5 /OUTPUT 32 "rdata0";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
v0xf317d0_0 .net "clk", 0 0, v0xf33ad0_0;  alias, 1 drivers
v0xf31890_0 .net "raddr0", 4 0, v0xf34520_0;  1 drivers
v0xf31970_0 .net "raddr1", 4 0, v0xf345e0_0;  1 drivers
v0xf31a30_0 .var "rdata0", 31 0;
v0xf31b30_0 .var "rdata1", 31 0;
v0xf31c80 .array "regfile", 0 31, 31 0;
v0xf32140_0 .net "waddr", 4 0, v0xf34840_0;  1 drivers
v0xf32220_0 .net "wdata", 31 0, v0xf34910_0;  1 drivers
v0xf32300_0 .net "wen", 0 0, v0xf349e0_0;  1 drivers
v0xf31c80_0 .array/port v0xf31c80, 0;
E_0xee61f0/0 .event anyedge, v0xf31970_0, v0xf32300_0, v0xf32140_0, v0xf31c80_0;
v0xf31c80_1 .array/port v0xf31c80, 1;
v0xf31c80_2 .array/port v0xf31c80, 2;
v0xf31c80_3 .array/port v0xf31c80, 3;
v0xf31c80_4 .array/port v0xf31c80, 4;
E_0xee61f0/1 .event anyedge, v0xf31c80_1, v0xf31c80_2, v0xf31c80_3, v0xf31c80_4;
v0xf31c80_5 .array/port v0xf31c80, 5;
v0xf31c80_6 .array/port v0xf31c80, 6;
v0xf31c80_7 .array/port v0xf31c80, 7;
v0xf31c80_8 .array/port v0xf31c80, 8;
E_0xee61f0/2 .event anyedge, v0xf31c80_5, v0xf31c80_6, v0xf31c80_7, v0xf31c80_8;
v0xf31c80_9 .array/port v0xf31c80, 9;
v0xf31c80_10 .array/port v0xf31c80, 10;
v0xf31c80_11 .array/port v0xf31c80, 11;
v0xf31c80_12 .array/port v0xf31c80, 12;
E_0xee61f0/3 .event anyedge, v0xf31c80_9, v0xf31c80_10, v0xf31c80_11, v0xf31c80_12;
v0xf31c80_13 .array/port v0xf31c80, 13;
v0xf31c80_14 .array/port v0xf31c80, 14;
v0xf31c80_15 .array/port v0xf31c80, 15;
v0xf31c80_16 .array/port v0xf31c80, 16;
E_0xee61f0/4 .event anyedge, v0xf31c80_13, v0xf31c80_14, v0xf31c80_15, v0xf31c80_16;
v0xf31c80_17 .array/port v0xf31c80, 17;
v0xf31c80_18 .array/port v0xf31c80, 18;
v0xf31c80_19 .array/port v0xf31c80, 19;
v0xf31c80_20 .array/port v0xf31c80, 20;
E_0xee61f0/5 .event anyedge, v0xf31c80_17, v0xf31c80_18, v0xf31c80_19, v0xf31c80_20;
v0xf31c80_21 .array/port v0xf31c80, 21;
v0xf31c80_22 .array/port v0xf31c80, 22;
v0xf31c80_23 .array/port v0xf31c80, 23;
v0xf31c80_24 .array/port v0xf31c80, 24;
E_0xee61f0/6 .event anyedge, v0xf31c80_21, v0xf31c80_22, v0xf31c80_23, v0xf31c80_24;
v0xf31c80_25 .array/port v0xf31c80, 25;
v0xf31c80_26 .array/port v0xf31c80, 26;
v0xf31c80_27 .array/port v0xf31c80, 27;
v0xf31c80_28 .array/port v0xf31c80, 28;
E_0xee61f0/7 .event anyedge, v0xf31c80_25, v0xf31c80_26, v0xf31c80_27, v0xf31c80_28;
v0xf31c80_29 .array/port v0xf31c80, 29;
v0xf31c80_30 .array/port v0xf31c80, 30;
v0xf31c80_31 .array/port v0xf31c80, 31;
E_0xee61f0/8 .event anyedge, v0xf31c80_29, v0xf31c80_30, v0xf31c80_31;
E_0xee61f0 .event/or E_0xee61f0/0, E_0xee61f0/1, E_0xee61f0/2, E_0xee61f0/3, E_0xee61f0/4, E_0xee61f0/5, E_0xee61f0/6, E_0xee61f0/7, E_0xee61f0/8;
E_0xee57c0/0 .event anyedge, v0xf31890_0, v0xf32300_0, v0xf32140_0, v0xf31c80_0;
E_0xee57c0/1 .event anyedge, v0xf31c80_1, v0xf31c80_2, v0xf31c80_3, v0xf31c80_4;
E_0xee57c0/2 .event anyedge, v0xf31c80_5, v0xf31c80_6, v0xf31c80_7, v0xf31c80_8;
E_0xee57c0/3 .event anyedge, v0xf31c80_9, v0xf31c80_10, v0xf31c80_11, v0xf31c80_12;
E_0xee57c0/4 .event anyedge, v0xf31c80_13, v0xf31c80_14, v0xf31c80_15, v0xf31c80_16;
E_0xee57c0/5 .event anyedge, v0xf31c80_17, v0xf31c80_18, v0xf31c80_19, v0xf31c80_20;
E_0xee57c0/6 .event anyedge, v0xf31c80_21, v0xf31c80_22, v0xf31c80_23, v0xf31c80_24;
E_0xee57c0/7 .event anyedge, v0xf31c80_25, v0xf31c80_26, v0xf31c80_27, v0xf31c80_28;
E_0xee57c0/8 .event anyedge, v0xf31c80_29, v0xf31c80_30, v0xf31c80_31;
E_0xee57c0 .event/or E_0xee57c0/0, E_0xee57c0/1, E_0xee57c0/2, E_0xee57c0/3, E_0xee57c0/4, E_0xee57c0/5, E_0xee57c0/6, E_0xee57c0/7, E_0xee57c0/8;
E_0xeca130 .event posedge, v0xf317d0_0;
S_0xf324c0 .scope task, "randomTests" "randomTests" 3 139, 3 139 0, S_0xeeba50;
 .timescale 0 0;
TD_Top.randomTests ;
    %pushi/str "randomTests";
    %store/str v0xf33540_0;
    %fork TD_Top.t.test_case_begin, S_0xf33360;
    %join;
    %fork t_1, S_0xf32650;
    %jmp t_0;
    .scope S_0xf32650;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xf32850_0, 0, 32;
T_2.16 ;
    %load/vec4 v0xf32850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.17, 5;
    %vpi_func 3 143 "$urandom" 32, v0xf33ee0_0 {0 0 0};
    %store/vec4 v0xf34e40_0, 0, 32;
    %load/vec4 v0xf34e40_0;
    %ix/getv/s 4, v0xf32850_0;
    %store/vec4a v0xf34ab0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %load/vec4 v0xf32850_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xf30e70_0, 0, 5;
    %load/vec4 v0xf34e40_0;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %load/vec4 v0xf32850_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %load/vec4 v0xf32850_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf32850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf32850_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %end;
    .scope S_0xf324c0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xf34ab0, 4, 0;
    %fork t_3, S_0xf32950;
    %jmp t_2;
    .scope S_0xf32950;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf32b50_0, 0, 32;
T_2.18 ;
    %load/vec4 v0xf32b50_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.19, 5;
    %vpi_func 3 153 "$urandom" 32, v0xf33ee0_0 {0 0 0};
    %pad/u 5;
    %store/vec4 v0xf34d60_0, 0, 5;
    %vpi_func 3 154 "$urandom" 32, v0xf33ee0_0 {0 0 0};
    %store/vec4 v0xf34e40_0, 0, 32;
    %vpi_func 3 155 "$urandom" 32, v0xf33ee0_0 {0 0 0};
    %pad/u 5;
    %store/vec4 v0xf34be0_0, 0, 5;
    %load/vec4 v0xf34be0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf34ab0, 4;
    %store/vec4 v0xf34c80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %load/vec4 v0xf34d60_0;
    %store/vec4 v0xf30e70_0, 0, 5;
    %load/vec4 v0xf34e40_0;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %load/vec4 v0xf34be0_0;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %load/vec4 v0xf34c80_0;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %load/vec4 v0xf34be0_0;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %load/vec4 v0xf34c80_0;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %load/vec4 v0xf34e40_0;
    %load/vec4 v0xf34d60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xf34ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xf34ab0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf32b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf32b50_0, 0, 32;
    %jmp T_2.18;
T_2.19 ;
    %end;
    .scope S_0xf324c0;
t_2 %join;
    %end;
S_0xf32650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 142, 3 142 0, S_0xf324c0;
 .timescale 0 0;
v0xf32850_0 .var/2s "i", 31 0;
S_0xf32950 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 152, 3 152 0, S_0xf324c0;
 .timescale 0 0;
v0xf32b50_0 .var/2s "i", 31 0;
S_0xf32c30 .scope module, "t" "ece2300_TestUtils" 3 19, 5 26 0, S_0xeeba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xf33ad0_0 .var "clk", 0 0;
v0xf33b90_0 .var/2s "cycles", 31 0;
v0xf33c50_0 .var "failed", 0 0;
v0xf33cf0_0 .var/2s "n", 31 0;
v0xf33dd0_0 .var "reset", 0 0;
v0xf33ee0_0 .var/2s "seed", 31 0;
v0xf33fc0_0 .var/2s "test_case", 31 0;
v0xf340a0_0 .var/2s "test_suite", 31 0;
v0xf34180_0 .var/str "vcd_filename";
S_0xf32e80 .scope task, "test_bench_begin" "test_bench_begin" 5 100, 5 100 0, S_0xf32c30;
 .timescale 0 0;
v0xf33080_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0xf33080_0;
    %concat/str;
    %vpi_call/w 5 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0xf33160 .scope task, "test_bench_end" "test_bench_end" 5 109, 5 109 0, S_0xf32c30;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 5 110 "$write", "\012" {0 0 0};
    %load/vec4 v0xf33cf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %vpi_call/w 5 112 "$write", "\012" {0 0 0};
T_4.20 ;
    %vpi_call/w 5 113 "$finish" {0 0 0};
    %end;
S_0xf33360 .scope task, "test_case_begin" "test_case_begin" 5 135, 5 135 0, S_0xf32c30;
 .timescale 0 0;
v0xf33540_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0xf33540_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 5 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0xf33cf0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %vpi_call/w 5 138 "$write", "\012" {0 0 0};
T_5.22 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0xf33ee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf33c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf33dd0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf33dd0_0, 0, 1;
    %end;
S_0xf335e0 .scope task, "test_suite_begin" "test_suite_begin" 5 120, 5 120 0, S_0xf32c30;
 .timescale 0 0;
v0xf337c0_0 .var/str "suite_name";
TD_Top.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0xf337c0_0;
    %concat/str;
    %vpi_call/w 5 121 "$write", S<0,str> {0 0 1};
    %end;
S_0xf338a0 .scope task, "test_suite_end" "test_suite_end" 5 128, 5 128 0, S_0xf32c30;
 .timescale 0 0;
TD_Top.t.test_suite_end ;
    %end;
S_0xf342a0 .scope task, "test_case_1_basic" "test_case_1_basic" 3 90, 3 90 0, S_0xeeba50;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0xf33540_0;
    %fork TD_Top.t.test_case_begin, S_0xf33360;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf31080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30e70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf30fa0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf0d6f0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xf30cd0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xf30bf0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xf30d90_0, 0, 32;
    %fork TD_Top.check, S_0xeebbe0;
    %join;
    %end;
    .scope S_0xf32c30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf33c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf33cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf33fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf340a0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0xf33ee0_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0xf32c30;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf33ad0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xf32c30;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0xf33ad0_0;
    %inv;
    %store/vec4 v0xf33ad0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0xf32c30;
T_12 ;
    %vpi_func 5 53 "$value$plusargs" 32, "test-suite=%d", v0xf340a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf340a0_0, 0, 32;
T_12.0 ;
    %vpi_func 5 56 "$value$plusargs" 32, "test-case=%d", v0xf33fc0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf33fc0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0xf33fc0_0;
    %store/vec4 v0xf33cf0_0, 0, 32;
    %vpi_func 5 61 "$value$plusargs" 32, "dump-vcd=%s", v0xf34180_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 5 62 "$dumpfile", v0xf34180_0 {0 0 0};
    %vpi_call/w 5 63 "$dumpvars" {0 0 0};
T_12.4 ;
    %end;
    .thread T_12;
    .scope S_0xf32c30;
T_13 ;
    %wait E_0xeca130;
    %load/vec4 v0xf33dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xf33b90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xf33b90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xf33b90_0, 0;
T_13.1 ;
    %load/vec4 v0xf33b90_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.2, 5;
    %vpi_call/w 5 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0xf33b90_0 {0 0 0};
    %vpi_call/w 5 88 "$finish" {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xf31340;
T_14 ;
    %wait E_0xeca130;
    %load/vec4 v0xf32300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0xf32220_0;
    %load/vec4 v0xf32140_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf31c80, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xf31340;
T_15 ;
Ewait_0 .event/or E_0xee57c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xf31890_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf31a30_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xf32300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0xf32140_0;
    %load/vec4 v0xf31890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xf31890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf31c80, 4;
    %store/vec4 v0xf31a30_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0xf31890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf31c80, 4;
    %store/vec4 v0xf31a30_0, 0, 32;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xf31340;
T_16 ;
Ewait_1 .event/or E_0xee61f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xf31970_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf31b30_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xf32300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0xf32140_0;
    %load/vec4 v0xf31970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xf31970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf31c80, 4;
    %store/vec4 v0xf31b30_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0xf31970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf31c80, 4;
    %store/vec4 v0xf31b30_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xeeba50;
T_17 ;
    %pushi/str "../test/RegfileZ2r1w_32x32b_RTL-test.v";
    %store/str v0xf33080_0;
    %fork TD_Top.t.test_bench_begin, S_0xf32e80;
    %join;
    %load/vec4 v0xf33cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xf33cf0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.2;
    %jmp/0xz  T_17.0, 5;
    %fork TD_Top.test_case_1_basic, S_0xf342a0;
    %join;
T_17.0 ;
    %load/vec4 v0xf33cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xf33cf0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.5;
    %jmp/0xz  T_17.3, 5;
    %fork TD_Top.directedCases, S_0xf31140;
    %join;
T_17.3 ;
    %load/vec4 v0xf33cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0xf33cf0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.8;
    %jmp/0xz  T_17.6, 5;
    %fork TD_Top.randomTests, S_0xf324c0;
    %join;
T_17.6 ;
    %fork TD_Top.t.test_bench_end, S_0xf33160;
    %join;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../test/RegfileZ2r1w_32x32b_RTL-test.v";
    "../hw/RegfileZ2r1w_32x32b_RTL.v";
    "../test/ece2300-test.v";
