@INPROCEEDINGS{4669212, 
author={Kouadri-Mostefaoui and Abdellah-Medjadji and Senouci, B. and Petrot, F.}, 
booktitle={Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on}, 
title={Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform}, 
year={2008}, 
month={Sept}, 
pages={3-9}, 
keywords={field programmable gate arrays;network-on-chip;SoC;interconnect validation;large scale onchip networks;multiFPGA emulation platform;near cycle-accurate performance estimation;networks-on-chip;reconfigurable devices;system-on-chip;Debugging;Emulation;Field programmable gate arrays;Large-scale systems;Network-on-a-chip;Performance evaluation;Prototypes;Space exploration;Space technology;System-on-a-chip;Emulation;FPGA;Networks-on-chip;NoC;Prototyping;SoC}, 
doi={10.1109/DSD.2008.130},}

@INPROCEEDINGS{5615563, 
author={Stepniewska, M. and Luczak, A and Siast, J.}, 
booktitle={Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on}, 
title={Network-on-Multi-Chip (NoMC) for Multi-FPGA Multimedia Systems}, 
year={2010}, 
month={Sept}, 
pages={475-481}, 
keywords={field programmable gate arrays;multimedia systems;network-on-chip;video coding;hierarchical interconnect system;multi-FPGA multimedia systems;multicast transmission mode;multichip platform;multichip systems;multimedia processing;multiview video coding;network-on-multichip;networks-on-chip;scalable architecture;Encoding;Field programmable gate arrays;Logic gates;Network interfaces;Network topology;Routing protocols}, 
doi={10.1109/DSD.2010.106},}

@manual{CUDA:Programming-Guide,
    citeulike-article-id = {2667769},
    citeulike-linkout-0 = {http://developer.download.nvidia.com/compute/cuda/1\_0/NVIDIA\_CUDA\_Programming\_Guide\_1.0.pdf},
    howpublished = {http://developer.download.nvidia.com/compute/cuda/1\_0/NVIDIA\_CUDA\_Programming\_Guide\_1.0.pdf},
    posted-at = {2008-04-14 14:33:30},
    priority = {3},
    title = {{NVIDIA CUDA Compute Unified Device Architecture - Programming Guide}},
    url = {http://developer.download.nvidia.com/compute/cuda/1\_0/NVIDIA\_CUDA\_Programming\_Guide\_1.0.pdf},
    year = {2007}
}


@ARTICLE{1411933, 
author={Jingcao Hu and Marculescu, R.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Energy- and performance-aware mapping for regular NoC architectures}, 
year={2005}, 
month={April}, 
volume={24}, 
number={4}, 
pages={551-562}, 
keywords={integrated circuit design;low-power electronics;network routing;system-on-chip;ad hoc implementation;bandwidth reservation;branch-and-bound algorithm;communication energy;complex video/audio application;deadlock-free deterministic routing function;design constraints;energy-aware mapping;intellectual property;low power design;network-on-chip architecture;performance-aware mapping;routing flexibility;Application software;Costs;Digital signal processing chips;Electromagnetic interference;Intellectual property;Network-on-a-chip;Power system interconnection;Routing;Tiles;Wires;Energy;low power;networks-on-chip (NOCs);optimization;performance}, 
doi={10.1109/TCAD.2005.844106}, 
ISSN={0278-0070},}

@MISC{ocpip,
title = {Open Core Protocol},
howpublished={\url{www.ocpip.com}}
}

@techreport{xilwp380,
     title = {{Xilinx Stacked Silicon 
 Interconnect Technology 
 Delivers Breakthrough FPGA 
 Capacity, Bandwidth, and 
 Power Efficiency}},
     @author = {Burkhard Stiller and Thomas Bocek and Fabio Hecht and Guilherme Machado and Peter Racz and Martin Waldburger},
     @group = {csg},
     year = {2012},
     institution = {Whitepaper WP380, Xilinx Inc.},
     month = {12},
     @Date-Added = {2010-01-11 10:05:52},
     @Date-Modified = {2010-07-22 12:08:45}
}
@Misc{vivado,
 author = {},
 title = {Xilinx, Inc. Vivado HLS},
 institution = {},
 year = {2013},
 OPTkey = {},
 OPTtype = {},
 OPTnumber = {},
 OPTaddress = {},
 OPTmonth = {},
 OPTnote = {},
 OPTannote = {},
 url = {http://www.xilinx.com/products/designtools/vivado/integration/esl-design},
 OPTurldate = {},
 OPTlastchecked = {},
 OPTdoi = {},
 OPTisbn = {},
 OPTissn = {},
 OPTlocalfile = {},
 OPTabstract = {},
 OPTkeywords = {},
}

@misc{mpi-3.0,
  @author={Message Passing Interface Forum},
  title={{MPI: A Message-Passing Interface Standard Version 3.0}},
  journal={},
  institution={},
  year={2012},
  month={09},
  pages={},
  volume={},
  number={},
  booktitle={},
  location={},
  publisher={},
  issn={},
  isbn={},
  @note={Chapter author for Collective Communication, Process Topologies, and One Sided Communications},
}

@inproceedings{Fleming:2012:LLE:2145694.2145725,
 author = {Fleming, Kermin Elliott and Adler, Michael and Pellauer, Michael and Parashar, Angshuman and Mithal, Arvind and Emer, Joel},
 title = {Leveraging Latency-insensitivity to Ease Multiple FPGA Design},
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '12},
 year = {2012},
 isbn = {978-1-4503-1155-7},
 location = {Monterey, California, USA},
 pages = {175--184},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2145694.2145725},
 doi = {10.1145/2145694.2145725},
 acmid = {2145725},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DSP, FPGA, compiler, design automation, high-level synthesis, programming languages, switch architecture},
} 

@inproceedings{Schelle:2010:INP:1723112.1723116,
 author = {Schelle, Graham and Collins, Jamison and Schuchman, Ethan and Wang, Perrry and Zou, Xiang and Chinya, Gautham and Plate, Ralf and Mattner, Thorsten and Olbrich, Franz and Hammarlund, Per and Singhal, Ronak and Brayton, Jim and Steibl, Sebastian and Wang, Hong},
 title = {Intel Nehalem Processor Core Made FPGA Synthesizable},
 booktitle = {Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '10},
 year = {2010},
 isbn = {978-1-60558-911-4},
 location = {Monterey, California, USA},
 pages = {3--12},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1723112.1723116},
 doi = {10.1145/1723112.1723116},
 acmid = {1723116},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {emulator, fpga, intel nehalem, synthesizable core},
} 

@inproceedings{Wang:2010:MBP:1723112.1723160,
 author = {Wang, Huandong and Gao, Xiang and Chen, Yunji and Tang, Dan and Hu, Weiwu},
 title = {A multi-FPGA Based Platform for Emulating a 100M-transistor-scale Processor with High-speed Peripherals (Abstract Only)},
 booktitle = {Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '10},
 year = {2010},
 isbn = {978-1-60558-911-4},
 location = {Monterey, California, USA},
 pages = {283--283},
 numpages = {1},
 url = {http://doi.acm.org/10.1145/1723112.1723160},
 doi = {10.1145/1723112.1723160},
 acmid = {1723160},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {emulation, evaluation, fpga, loongson, multi-fpga, verification},
} 



@inproceedings{kumar2002network,
  title={A network on chip architecture and design methodology},
  author={Kumar, Shashi and Jantsch, Axel and Soininen, J-P and Forsell, Martti and Millberg, Mikael and Oberg, Johny and Tiensyrja, Kari and Hemani, Ahmed},
  booktitle={VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on},
  pages={105--112},
  year={2002},
  organization={IEEE}
}


@inproceedings{dally2001route,
  title={Route packets, not wires: On-chip interconnection networks},
  author={Dally, William J and Towles, Brian},
  booktitle={Design Automation Conference, 2001. Proceedings},
  pages={684--689},
  year={2001},
  organization={IEEE}
}

@inproceedings{dally201321st,
  title={21st century digital design tools},
  author={Dally, William J and Malachowsky, Chris and Keckler, Stephen W},
  booktitle={Proceedings of the 50th Annual Design Automation Conference},
  pages={94},
  year={2013},
  organization={ACM}
}

@inproceedings{roy1995multiple,
  title={Multiple FPGA partitioning with performance optimization},
  author={Roy-Neogi, Kalapi and Sechen, Carl},
  booktitle={Field-Programmable Gate Arrays, 1995. FPGA'95. Proceedings of the Third International ACM Symposium on},
  pages={146--152},
  year={1995},
  organization={IEEE}
}

@incollection{ouaiss1998integrated,
  title={An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures},
  author={Ouaiss, Iyad and Govindarajan, Sriram and Srinivasan, Vinoo and Kaul, Meenakshi and Vemuri, Ranga},
  booktitle={Parallel and Distributed Processing},
  pages={31--36},
  year={1998},
  publisher={Springer}
}

@article{valderrama1997virtual,
  title={Virtual prototyping for modular and flexible hardware-software systems},
  author={Valderrama, Carlos A and Changuel, Adel and Jerraya, Ahmed A},
  journal={Design Automation for Embedded Systems},
  volume={2},
  number={3-4},
  pages={267--282},
  year={1997},
  publisher={Springer}
}


@article{gschwind2001fpga,
  title={FPGA prototyping of a RISC processor core for embedded applications},
  author={Gschwind, Michael and Salapura, Valentina and Maurer, Dietmar},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={9},
  number={2},
  pages={241--250},
  year={2001},
  publisher={IEEE}
}


@inproceedings{ray2003high,
  title={High-level modeling and FPGA prototyping of microprocessors},
  author={Ray, Joydeep and Hoe, James C},
  booktitle={Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays},
  pages={100--107},
  year={2003},
  organization={ACM}
}

@inproceedings{wunderlich2004system,
  title={In-system FPGA prototyping of an Itanium microarchitecture},
  author={Wunderlich, Roland E and Hoe, James C},
  booktitle={Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on},
  pages={288--294},
  year={2004},
  organization={IEEE}
}

@book{geiger1990vlsi,
  title={VLSI design techniques for analog and digital circuits},
  author={Geiger, Randall L and Allen, Phillip E and Strader, Noel R},
  volume={90},
  year={1990},
  publisher={McGraw-Hill New York}
}

@article{chung2009protoflex,
  title={Protoflex: Towards scalable, full-system multiprocessor simulations using fpgas},
  author={Chung, Eric S and Papamichael, Michael K and Nurvitadhi, Eriko and Hoe, James C and Mai, Ken and Falsafi, Babak},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={2},
  number={2},
  pages={15},
  year={2009},
  publisher={ACM}
}



@inproceedings{diguet2007noc,
  title={NOC-centric security of reconfigurable SoC},
  author={Diguet, Jean-Philippe and Evain, Samuel and Vaslin, Romain and Gogniat, Guy and Juin, Emmanuel},
  booktitle={Proceedings of the First International Symposium on Networks-on-Chip},
  pages={223--232},
  year={2007},
  organization={IEEE Computer Society}
}


@inproceedings{ogras2007voltage,
  title={Voltage-frequency island partitioning for GALS-based networks-on-chip},
  author={Ogras, Umit Y and Marculescu, Radu and Choudhary, Puru and Marculescu, Diana},
  booktitle={Design Automation Conference, 2007. DAC'07. 44th ACM/IEEE},
  pages={110--115},
  year={2007},
  organization={IEEE}
}

@inproceedings{bolotin2007power,
  title={The power of priority: NoC based distributed cache coherency},
  author={Bolotin, Evgeny and Guz, Zvika and Cidon, Israel and Ginosar, Ran and Kolodny, Avinoam},
  booktitle={Networks-on-Chip, 2007. NOCS 2007. First International Symposium on},
  pages={117--126},
  year={2007},
  organization={IEEE}
}


@article{liu2010building,
  title={Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification},
  author={Liu, Yangfan and Liu, Peng and Jiang, Yingtao and Yang, Mei and Wu, Kejun and Wang, Weidong and Yao, Qingdong},
  journal={International Journal of Electronics},
  volume={97},
  number={10},
  pages={1241--1262},
  year={2010},
  publisher={Taylor \& Francis}
}

@book{fuller2005rapidio,
  title={RapidIO: The embedded system interconnect},
  author={Fuller, Sam},
  year={2005},
  publisher={John Wiley \& Sons}
}

@article{specification2006virtex,
  title={Virtex-5 Family Overview},
  author={Specification, Product},
  year={2006}
}

@inproceedings{lenstra1990number,
  title={The number field sieve},
  author={Lenstra, Arjen K and Lenstra Jr, Hendrik W and Manasse, Mark S and Pollard, John M},
  booktitle={Proceedings of the twenty-second annual ACM symposium on Theory of computing},
  pages={564--572},
  year={1990},
  organization={ACM}
}

@misc{anand2007factoring,
  title={Factoring of large numbers using number field sieve-the matrix step},
  author={Anand, Chandana and II, ST},
  year={2007},
  publisher={December}
}

@INPROCEEDINGS{1216697,
author={Barnault, L. and Declercq, D.},
booktitle={Information Theory Workshop, 2003. Proceedings. 2003 IEEE},
title={Fast decoding algorithm for LDPC over GF(2q)},
year={2003},
month={March},
pages={70-73},
doi={10.1109/ITW.2003.1216697},}

@article{swanson1996binary,
  title={A binary wavelet decomposition of binary images},
  author={Swanson, Mitchell David and Tewfik, Ahmed H},
  journal={Image Processing, IEEE Transactions on},
  volume={5},
  number={12},
  pages={1637--1650},
  year={1996},
  publisher={IEEE}
}

@incollection{geiselmann2003hardware,
  title={Hardware to solve sparse systems of linear equations over GF (2)},
  author={Geiselmann, Willi and Steinwandt, Rainer},
  booktitle={Cryptographic Hardware and Embedded Systems-CHES 2003},
  pages={51--61},
  year={2003},
  publisher={Springer}
}

@article{coppersmith1994solving,
  title={Solving homogeneous linear equations over 𝐺𝐹 (2) via block Wiedemann algorithm},
  author={Coppersmith, Don},
  journal={Mathematics of Computation},
  volume={62},
  number={205},
  pages={333--350},
  year={1994}
}
@article{wiener1990cryptanalysis,
  title={Cryptanalysis of short RSA secret exponents},
  author={Wiener, Michael J},
  journal={Information Theory, IEEE Transactions on},
  volume={36},
  number={3},
  pages={553--558},
  year={1990},
  publisher={IEEE}
}


@inproceedings{williams2007matrix,
  title={Matrix-vector multiplication in sub-quadratic time:(some preprocessing required)},
  author={Williams, Ryan},
  booktitle={Proceedings of the eighteenth annual ACM-SIAM symposium on Discrete algorithms},
  pages={995--1001},
  year={2007},
  organization={Society for Industrial and Applied Mathematics}
}


@inproceedings{jacobsen2013riffa,
  title={RIFFA 2.0: A reusable integration framework for FPGA accelerators},
  author={Jacobsen, Matthew and Kastner, Ryan},
  booktitle={Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on},
  pages={1--8},
  year={2013},
  organization={IEEE}
}


@inproceedings{papamichael2012connect,
  title={CONNECT: Re-examining conventional wisdom for designing NoCs in the context of FPGAs},
  author={Papamichael, Michael K and Hoe, James C},
  booktitle={Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays},
  pages={37--46},
  year={2012},
  organization={ACM}
}

@inproceedings{johnson2004compressing,
  title={Compressing large boolean matrices using reordering techniques},
  author={Johnson, David and Krishnan, Shankar and Chhugani, Jatin and Kumar, Subodh and Venkatasubramanian, Suresh},
  booktitle={Proceedings of the Thirtieth international conference on Very large data bases-Volume 30},
  pages={13--23},
  year={2004},
  organization={VLDB Endowment}
}

@incollection{peh2009chip,
  title={On-chip networks for multicore systems},
  author={Peh, Li-Shiuan and Keckler, Stephen W and Vangal, Sriram},
  booktitle={Multicore Processors and Systems},
  pages={35--71},
  year={2009},
  publisher={Springer}
}




@article{bernstein2001circuits,
  title={Circuits for integer factorization: a proposal},
  author={Bernstein, Daniel J},
  journal={At the time of writing available electronically at http://cr. yp. to/papers/nfscircuit. pdf},
  year={2001}
}

@inproceedings{bajracharya2004reconfigurable,
  title={Reconfigurable hardware implementation of mesh routing in Number Field Sieve factorization},
  author={Bajracharya, Sashisu and Misra, Deapesh and Gaj, Kris and El-Ghazawi, Tarek},
  booktitle={Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on},
  pages={263--270},
  year={2004},
  organization={IEEE}
}


@incollection{ccatalyurek1996decomposing,
  title={Decomposing irregularly sparse matrices for parallel matrix-vector multiplication},
  author={{\c{C}}ataly{\"u}rek, {\"U}mit V and Aykanat, Cevdet},
  booktitle={Parallel Algorithms for Irregularly Structured Problems},
  pages={75--86},
  year={1996},
  publisher={Springer}
}

@article{toledo1997improving,
  title={Improving the memory-system performance of sparse-matrix vector multiplication},
  author={Toledo, Sivan},
  journal={IBM Journal of research and development},
  volume={41},
  number={6},
  pages={711--725},
  year={1997},
  publisher={IBM}
}



 
@article{athavale2005high,
  title={High-speed serial I/O made simple},
  author={Athavale, Abhijit and Christensen, Carl},
  journal={Xilinx Inc},
  volume={4},
  year={2005}
}



@INPROCEEDINGS{4669212, 
author={Kouadri-Mostefaoui and Abdellah-Medjadji and Senouci, B. and Petrot, F.}, 
booktitle={Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on}, 
title={Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform}, 
year={2008}, 
month={Sept}, 
pages={3-9}, 
keywords={field programmable gate arrays;network-on-chip;SoC;interconnect validation;large scale onchip networks;multiFPGA emulation platform;near cycle-accurate performance estimation;networks-on-chip;reconfigurable devices;system-on-chip;Debugging;Emulation;Field programmable gate arrays;Large-scale systems;Network-on-a-chip;Performance evaluation;Prototypes;Space exploration;Space technology;System-on-a-chip;Emulation;FPGA;Networks-on-chip;NoC;Prototyping;SoC}, 
doi={10.1109/DSD.2008.130},}

@inproceedings{stepniewska2010network,
  title={Network-on-multi-chip (NoMC) for multi-FPGA multimedia systems},
  author={Stepniewska, Marta and Luczak, Adam and Siast, Jakub},
  booktitle={Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on},
  pages={475--481},
  year={2010},
  organization={IEEE}
}

