# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_axi_gpio_1_0/sim/system_axi_gpio_1_0.vhd" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/sim/system.vhd" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_0/sim/system_axi_bram_ctrl_0_0.vhd" \
"../../../../tpfinal_V2.0.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" \

# Do not sort compile order
nosort
