2行政院國家科學委員會專題研究計畫成果報告
計畫名稱：高效率混合型太陽光電力轉換系統之研製
(Development of High-efficiency Power Condition for Hybrid-type Solar Photovoltaic)
計畫編號：NSC 96-2221-E-241 -015
執行期限：96 年8 月1 日至97 年7 月31 日
主持人：段柔勇 助理教授 弘光科技大學工業安全衛生系暨職業安全與防災研究所
計畫參與人員：張朝宗、羅融達
一、中文摘要
本計畫「高效率自耦型高倍壓電路」之研
究目的，主要提供並聯模組之低壓直流電源
（如太陽能電池、鋰電池），藉由本計畫之昇
壓電路，提升至實際電器設備所需之直流電壓
位準。本計畫之架構採用兩個對稱性昇壓電
路，兩開關導通責任週期合計超過 100%，可
以有效分散電流，抑制低壓大電流之導通損
失，而且變壓器具雙向磁路，利用感應電流傳
送大部分之電能，輸出功率可以高於耦合電感
架構，少量激磁電流能量仍可以繼續昇壓。自
耦型高倍壓電路雖然比耦合電感架構多了一
個開關，但是有效抑制元件的漣波電流，可以
將整個導通損失減少一半以上，本計畫實作之
輸入電壓為 3.7V之鋰電池，輸出電壓為 36V，
昇壓比例高達 11 倍，應用於電動自行車之電
源，實測最高輸出功率與最高效率分別達到
2kW與 95%。
關鍵字：昇壓換流器、自耦型、耦合電感、電
壓箝制。
二、Abstract
The aim of this project focuses on the
development high-efficiency high step-up
converter with autotransformer for low-voltage
lithium batteries or solar cells. The module of
batteries or solar cells consists of several typical
low-voltage-type modules in parallel. The
proposed step-up converter with two sympatric
switches has the merits of low conduction loss
under a large current, small volume of the
transformer via over 100% duty control and
bi-direction energy transmission. Although this
circuit adopts two switches much than the coupled
inductor, the reduction of conduction loss may
over 50% cause the minimum of the current
ripple of all devices. This converter was applied
well for a 3.7V battery module and a 36V
high-voltage dc bus for electric bicycle.
According to the experimental results, the
maximum power and efficiency were measured
to be over 2kW and 95% respectively, which is
comparatively higher than conventional
converters with the same voltage gain.
Keywords: step-up converter, autotransformer,
coupled-inductor, voltage-clamping.
三、報告內容
I. 前言
隨著每桶石油價格突破一百四十美金，以
及環境污染日趨嚴重，能源之有效利用為各國
所重視施政方向。此外煤炭燃燒又為溫室效應
之主因，用煤量最多的在發電廠，其次是將原
料煤煉焦成焦炭後運用於鋼鐵業，此外，煤還
可以用來生產汽油、苯、瀝青及合成橡膠等重
要產品或副產品。但煤與水混合後將產生酸性
物質，若滲入土壤將汙染附近的河川或湖泊，
而煤燃燒後產生的二氧化碳、二氧化硫及灰粒
等，嚴重造成空氣與環境污染。為達成溫室氣
體減量，國內初期研擬以核能發電來抑制二氧
化碳排放的主張，然而核能發電的安全顧慮及
公害問題，使得其應用存在著許多爭議。為改
善非再生能源容量的逐漸減少及溫室效應所
反映出來的問題，除了減少現有能源使用的浪
費外，新能源的開發是刻不容緩。
為倡導節能與減碳兼顧荷包，騎自行車的
人口越來越多，同時也能健身。為此，環保署
也特別補助每部電動自行車3000元，最近政府
將採購各項能設施或調整能源結構等相關計
畫98年編列94億元，連同附屬單位預算合計
147億元，其中計程車全面改裝瓦斯車、購買
低污染車輛及油電混合車，空污基金匡列10
億元預算，同時電動機車恢復補助一台一萬五
千元。
太陽光電池是目前政府大力推動減碳選
項之一，依據太陽能板發電曲線，採用並聯所
4表 1 各種二次電池特性對照表
分類 鉛酸電池 鎳鎘電池 鎳氫電池 高分子鋰電池 磷酸鐵鋰電池
電壓 2.0V 1.2V 1.2V 3.6V 3.2
體積能量密度
〔Wh/L〕
136~170 130~200 250~300 260~270 213
重量能量密度
〔Wh/kg〕 28~35 40~50 50~60 142 93
優點
電動勢大
操作溫度廣
技術成熟
價格低廉
成本較低
適用溫度範圍廣
快速充電
高能量密度
長環壽命
快速充電
安全無公害
高能量密度
無記憶效應
高能量密度
高工作電壓
能量密度
無記憶效應
安全性高
循環使用次數高
缺點
重量太重
且功率密度低
循環壽命短
記憶效應
鎘污染疑慮
高溫特性差
自放電率高
輕微記憶效應
價格高
安全性較低
價格最高
II. 研究目的與文獻探討
一般傳統昇壓式轉換器電路如圖1所示，
藉由調整開關之責任週期(Duty Cycle)，以提
高輸入電壓之位準。習用昇壓式轉換器之功率
半導體開關於截止時，兩端跨壓同為輸出側電
壓值，因此必須選擇耐壓大於或等於輸出側電
壓之功率半導體開關，倘若採用MOSFET元
件，其特性含有較大導通阻抗(RDS(ON))，自然
衍生較高之導通損失。此外，傳統昇壓式轉換
器 中 輸 出 端 二 極 體 存 在 逆 向 恢 復
(Reverse-Recovery)之問題，當功率半導體開關
導通瞬間，輸出端二極體必須幾乎以突波電流
建立逆偏電壓，此電流流經功率半導體開關，
引起嚴重之切換損失，以致於其轉換效率不
彰。但由於此架構簡單且成本低廉，於昇壓比
不超過5倍及不苛求效率的情形下，為工業界
廣泛應用，如功率因數調整器(Power Factor
Correction, PFC)。
IV LV
OD
LR
+
Q
OC
+ +
Li
DSv
L
圖1 傳統昇壓式轉換器電路
目前第二種習用昇壓架構即是利用變壓
器元件，該電路最大優點可以隔離高、低壓側
電路[1]。一般最常使用變壓器的直流/直流轉
換裝置反而是降壓式轉換器，優點在於可以在
低壓側使用低導通損失之元件，並於高壓側開
關截止時，不會因開關洩漏電流直接傳遞至低
壓側，導致低壓側電路之元件，因電壓過高擊
穿。全橋架構雖有適合高功率輸出優勢，以及
可運用漏感特性控制相移(Phase Shift)做零電
壓切換(Zero Voltage Switching，ZVS)，但每一
次導通必須經過兩個開關，若運用於昇壓系統
上，低壓側之高電流波形，必產生高導通損
失，效率要高不易，況且輸出端還要增加一個
濾波電感，況且激磁電流之平衡控制以及漏感
能量之處理，都是有待克服之問題。此外，變
壓器應用於昇壓架構時亦存在諸多缺點，譬如
最高電壓增益等於匝數比例，輸出整流二極體
承受至少兩倍輸出電壓之應力，致使緩震電路
是不可或缺之裝置。
對於昇壓電路而言，隔離的意義為何？一
般電氣安全認證僅對於輸出端對地，或輸出端
對外殼作高壓衝擊實驗，並未有輸入端與輸出
端直接作高壓衝擊實驗，因為此測試過程毀損
低壓的半導體積體電路。所以如果電路主動權
在於低壓側，換言之，若是低壓側是電源，例
如可以接受逆向電流衝擊之鉛酸蓄電池，萬一
切換開關或零件損壞，最壞的之狀況為輸出電
壓等於輸入電壓，即使短路也可以過流跳脫隔
離。反之，倘若電源在高壓側，在同樣故障條
件下，輸出端為低壓電氣設備負載時，高壓電
源會直接造成電路損壞，此時隔離是必須的要
求，如果輸出端為是低壓蓄電池，一般此類電
池可以忍受一小段高電流衝，並瞬間過流截
止，此時無須強制隔離。基於上述緣由，各界
開始研究發展非隔離型昇壓架構，習用耦合電
感型昇壓電路，如圖2所示，它同時具有返馳
式(Flyback)高昇壓比特性。由於耦合電感屬非
6式前（參考模式六），繞組 1L 與繞組 3L 匝數相
同，繞組 3L 感應之電壓（等同於 INV ）串聯電
壓 INV ，透過二極體 4D 導通路徑對電容 4C 充
電，所以於本模式其間電壓 4CV 為
INCC VVV 224  (4)
繞組 4L 感應之電壓（等同於 INNV ），因此輸出
之直流電壓 HV 可表示為
)24(2 3 NVVNVVV INCININH  (5)
整個昇壓倍率 1VG 可簡化成為
NVVG INHV 24/1  (6)
2gv
t
1gv
t
1gv
2gv
LMi
t
1Li
2Li 1Li
t
3Li 4Li
t
t
t
0t 1t模
式
一
模
式
二
模
式
四
模
式
五
2t 3t 5t 0t
t
1Di
1Dv
2Dv
2Di
HV
3Di
HV
3Dv 3Dv
4t
3Dv
3Di
2Di
2Dv
1Dv
1Di
1Qi
1Qv
t
1Qi
1Qv
3Li
4Li
1Li
2Li
LMi
2gv
1gv
2Qv
t
2Qi
2Qv
2Qv 2Q
i
5t4t 模
式
三
模
式
六
圖4 本計畫之電路時序圖
模式二：開關 1Q 截止前且開關 2Q 開始導通，
如圖5(b)(時間： 21 ~ tt )
開關 1Q 截止前，第二低壓電路之開關 2Q
導通，此時開關 2Q 將電池電壓與繞組 3L 之感
應電壓，全部跨在漏感 3kL 上，其關係式為
INL Vdtdi 2/3  / 3kL (7)
由於 3kL 值遠小於激磁電感，因此繞組 3L 電流
3Li 迅速爬升對該繞組漏感充電，繞組 2L 與 4L
電流因此下降為零。
(a)模式一:(to~t1)
2L1L
1D
3C
2D
1Q
+
INV
3D
3L 4L
4D 5D
6D
2C
4C
5C
6C HV
+
3Li
1Li
4Li
2Li
+
3kL
1kL
ML LMi
+
+
+
+
+
+
+
2Q
(b)模式二:(t1~t2)
2L1L
1D
3C
2D
1Q
+
INV
3D
3L 4L
4D 5D
6D
2C
4C
5C
6C HV
+
3Li
1Li
4Li
2Li
+
3kL
1kL
ML
LMi
+
+
+
2Q
+
+
2L1L
1D
3C
2D
1Q
+
INV
3D
3L 4L
4D 5D
6D
2C
4C
5C
6C
+
3Li
1Li
4Li
2Li
+
3kL
1kL
ML LMi
+
+
+ +
+
+
+
2Q
+ +
(c)模式三:(t2~t3)
2L1L
1D
3C
2D
1Q
+
INV
3D
3L 4L
4D 5D
6D
2C
4C
5C
6C
+
3Li
1Li
4Li
2Li
+
3kL
1kL
ML LM
i
+
+
+ +
+
+
2Q
+
(d)模式四:(t3~t4)
2L1L
1D
3C
2D
1Q
+
INV
3D
3L 4L
4D 5D
6D
2C
4C
5C
6C
+
3Li
1Li
4Li
2Li
+
3kL
1kL
ML LMi
+
+
+
+
+
2Q
(e)模式五:(t4~t5)
2L1L
1D
3C
2D
1Q
+
INV
3D
4L
5D
6D
2C
4C
5C
6C
+
3Li
1Li
4Li
2Li
+
3kL
1kL
ML LMi
+
+
+
+
2Q
(f)模式六:(t5~t0)
+ +
+ +
4D
圖5 本計畫之工作模式圖
模式三：開關 1Q 截止且開關 2Q 持續導通，如
圖5(c)(時間： 43 ~ tt )
開關 1Q 截止時，其兩端電壓瞬間上升，並
迫使二極體 1D 順偏導通。此急遽下降斜率將
使得漏感 1kL 之電壓大幅提高(靠近開關 1Q 處
之電壓極性為正)，由於漏感之電流不可瞬間
中斷，因此該漏感電壓串聯輸入電壓 INV 透過
二極體 1D 導通路徑，對繞組 1L 及電容 2C 充
電。此時電容 2C 不僅可提供漏感續流路徑以
及吸收來自變壓器之激磁電流 LMi 能量，同時
其電壓等於開關 1Q 兩端跨壓，可以抑制低壓開
關 1Q 之突波電壓，達到電壓箝制功能，因此可
以得知開關 1Q 所承受電壓 1Qv 為
)2/(221 NVVVv HINCQ  (8)
此外，漏感 3kL 結合電池電壓，開始將能量釋
放給繞組 3L ，感應到其他繞組以產生電流，一
般習用換流器之漏感，易在大電流爬升時產生
壓降，必須加大導通責任週期以調節輸出電
壓。本架構之輸出電壓幾乎與導通責任週期無
關，但應用於特低壓高電流時，漏感會限制電
流波形斜率為正，特別是高功率輸出時，各繞
8III–III. 實驗結果
為更進一步瞭解本計畫之內容，以下實施
例之實驗波形，電路元件之電壓及電流之代
號，敬請參閱圖 3與圖 5。
依據上述元件實測輸入端為3.7V鋰電
池，輸出端為36V電壓與300W功率時，各元件
波形如圖6所示。圖6(a)為開關 1Q 之電壓電流
波形，電壓箝制在8V左右，約為輸入電源之
兩倍電壓，導通時具有ZCS特性，搭配適當的
漏感與重疊導通責任週期控制，電流呈現類似
方波形狀，且因導通責任週期高，有效電流值
較低，因此切換損失與導通損失皆可有效降
低。圖6(b)為開關 1Q 與 2Q 電壓電流波形，部分
時間為兩電壓值同時為零伏特，此乃重疊導通
時域。圖6(c)為繞組 1L 與 2L 之電流波形，由波
形可觀察，繞組 1L 之電流遠高於 2L 電流乘以
匝數比之值，此乃繞組 1L 仍須包含傳遞感應至
繞組 3L 與 4L 之電流。圖6(d)為二極體 2D 之電
壓電流波形，電壓箝制在30V左右，所以可以
採用低導通電壓之蕭基二極體 (Schottky
diode)。圖6(e)為二極體 3D 之電壓電流波形，
電壓也同樣箝制在30V左右，逆向恢復電流抑
制在很小的範圍。圖6(f)顯示二極體 2D 與 3D 具
有電壓相互箝制功能，且兩端最高跨壓低於輸
出電壓。為避免湧泉電流(Inrush current)過
高，電容 3C 與 5C 設計低等效串聯電阻
(Equivalent Series Resister, ESR) 與較小容量
之容值，如圖6(g)所示，因 3C 容值小，所以電
壓漣波較高，配合漏感限制電流爬升率，可以
有效降低電流之峰值，減少電容發熱量。圖6(h)
為兩個二極體之電流波形( 3Di 與 6Di )，其電流
波形相加即為本架構之輸出電流，由相加電流
波形分析，大部分時間皆有電流輸送到高壓輸
出端，因此可以降低高壓電容 6C 容量。
0A
0V
(5A/div)
OI
(20ms/div)
(2V/div)
INV
HV
(10V/div)
50W 250W
50W
50W
250W
圖7 負載從50W升至250W，再卸載至50W，
實測輸出入電壓變動情形。
圖7為實測輸出負載特性，負載從50W升
至250W，再卸載至50W，輸出入電壓變動情
形。由波形顯示，輸入電壓有些許變動，但輸
出電壓影響不高，驗證本計畫之迴授調節能
力，抑制湧泉電流，可以應付瞬間負載劇烈變
化。
(g) (h)
(c) (d)
(f)
0A
0A
0V
0A
0A
0V
0V
0V
0A
0V
(e)
0A
0A
(b)
0A
(a)
0V
0V
0V
(50A/div)
1Qi
(5us/div)
(10V/div)
1Qv
2Qv
1Qv
(10V/div)
(10V/div)
(5us/div)
(5us/div)
(20A/div)
(20A/div)
D2i
2Dv
(50V/div)
(5A/div)
(5us/div)
(5A/div)
3Di
(5us/div)
(50V/div) (50V/div)2Dv
3Dv
(5us/div)
(50V/div)
3Ci
(10A/div)
(5us/div)
(10V/div)
6Di
3Di
(5A/div)
(5us/div)
(5A/div)
3Dv
3Cv
2Li
1Li
圖8 實測輸入為7.4V鋰電池，輸出電壓與功率
分別為75V與650W時，各元件波形。
由於現行商品化驅動元件電壓普遍高於
30V，遠高於本架構所需之電壓，因此應用於
3.7V鋰電池，並未能充分應用所設計之元件容
量，故將原有電路應用於更高輸入電壓與輸出
功率測試，如圖8(a)-(h)所示為7.4V輸入(兩鋰
電池模組串聯)，輸出端為75V電壓650W功率
時，各元件波形。對照圖6所示各種波形特性，
除波形震幅較高外，圖8與圖6大致相仿且符合
理論分析。
綜合實驗結果，可以歸納成在低壓側電路
具有高電流波形，高壓側反之為小電流成分，
嚴格區分兩側電路之特性，有利於充分使用元
10
表2計畫成果自評
預期完成之重點工作項目 實際執行內容說明 成果
自評
「高效率混合型太陽光電
力轉換系統之研製」原型
機製作
完成應用單片太陽光電池與全並聯鋰電
池轉換器裝置
達成預期目標
輸入電壓：17～22 VDC 輸入電壓：3.7～11.1 VDC 超越預期目標
輸出電壓：187～242 VDC 輸出電壓：36～110 VDC 達成預期目標
輸出功率：1kW 輸出功率：2kW 超越預期目標
切換頻率：100kHz 實測切換頻率 80kHz(輸出電流漣波) 達成預期目標
最高轉換效率 96% 最高轉換效率 95% (輸入電壓低於預期) 符合預期目標
論文發表 1.預計投稿IEEE期刊乙篇。
2.已刊出國際會議論文(ICIEA2008)乙篇。
3.預計申請國內與美國發明專利各乙件。
達成預期目標
表3 昇壓轉換技術之特性彙整比較
參考
文獻
輸入
電壓
輸出
電壓
輸出
容量
最高轉
換效率
電壓增益
及倍數
優缺點比較
[2] 300V 400V 1.6kW 98.3% 1.3
優點：具柔性切換
缺點：昇壓比太低及箝制電壓高
[3] 80V 200V 400W 97.5% 2.5
優點：具柔性切換
缺點：昇壓比最多四倍
[4]
48V
︱
75V
380V 1kW 92.3%(75V-1kW) D
nD
GV 

1
1
8.0
優點：架構簡單及使用較低導通損零件
缺點：二極體需加裝緩震電路
[6] 12V 42V 35W 93% D
nD
GV 

1
1
3.5
優點：二極體耐壓規格較低
缺點：二極體仍需加裝緩震電路
[7]
26V
︱
44V
單組
最高
750V
150W 94.7% 28.8
優點：柔性切換，高效率高昇壓比
缺點：成本高架構複雜
[8] 24 400V 370W 97.5% D
n
GV 

1
2
16
優點：架構簡單、且具柔性切換及高效率
高昇壓比
缺點：變壓器容量高
本
計
畫
3.7
7.4
11
36
75
110
2kW 最高
95%
4+2n
11
優點：低漣波電流、變壓器容量低、轉換
效率及增益高
缺點：需兩個開關
VI. 參考文獻、
[1] T. Shimizu, K. Wada and N. Nakamura, “Flyback-type single-phase utility interactive inverter with power pulsation
decoupling on the DC Input for an AC photovoltaic module system ,” IEEE Trans. Power Electronics, vol. 21, no. 5,
pp. 1264-1272, September 2006.
12
可供推廣之研發成果資料表
 可申請專利  可技術移轉 日期：97年 8月 1日
國科會補助計畫
計畫名稱：高效率混合型太陽光電力轉換系統之研製
計畫主持人：段柔勇
計畫編號：NSC 96-2221-E-241 -015 學門領域：電力電子
技術/創作名稱 高效率自耦型高倍壓電路
計畫人/創作人 段柔勇
中文：
本計畫「高效率自耦型高倍壓電路」之研究目的，主要提供低
壓直流電源（如太陽能電池、鋰電池），以並聯方式提高有效輸出
功率所需之昇壓電路，計畫之架構採用兩個對稱性昇壓電路，兩開
關導通責任週期合計超過 100%，可以有效分散電流，抑制低壓大
電流之導通損失，而且變壓器具雙向磁路，利用感應電流傳送大部
分之電能，輸出功率可以高於耦合電感架構，少量激磁電流能量仍
可以繼續昇壓。自耦型高倍壓電路雖然比耦合電感架構多了一個開
關，但充分有效抑制元件的漣波電流，可以將整個導通損失減少一
半以上，本計畫實作之最高輸出功率與最高效率分別達到 2kW 與
95%。
技術說明
英文：
The aim of this project focuses on the development
high-efficiency high step-up converter with autotransformer for
low-voltage lithium batteries or solar cells. The module of batteries or
solar cells consists of several typical low-voltage-type modules in
parallel. The proposed step-up converter with two sympatric switches
has the merits of low conduction loss under a large current, small
volume of the transformer via over 100% duty control and bi-direction
energy transmission. Although this circuit adopts two switches much than the
coupled inductor, the reduction of conduction loss may over 50% cause
the minimum of the current ripple of all devices. This converter was
applied well for a 3.7V battery module and a 36V high-voltage dc bus
for electric bicycle. According to the experimental results, the
maximum power and efficiency were measured to be over 2kW and
95% respectively, which is comparatively higher than conventional
converters with the same voltage gain.
可利用之產業
及
可開發之產品
可利用之產業：電動機車、電動自行車、汽車電子、電源供應器、
太陽光電產業。
可開發之產品：電動機車與電動自行車之鋰電池控制、UPS、潔淨
能源（太陽能與風能）電力儲存與轉換裝置、鋰電池應用於油電混
合車、馬達驅動裝置及行動電力銀行等相關產品
技術特點
1. 具產業競爭力：解決電池串聯容量匹配問題兼具有高轉換效率。
2. 低成本：僅用一個變壓器與兩個開關。
3. 體積與重量小：變壓器體積小且不需增加電感。
4. 多用途：可運用於一般規格，在高昇壓比技術需求有更佳優勢。
Abstract This study presents a newly designed inverter
circuit for photovoltaic (PV) power generation systems. A
controllable current source supplies the filter capacitors and
loads with high frequency switching to integrate the output sine
wave voltage. Since the resonant inductor and the filter
capacitor are connected in parallel, the series diodes of the
full-bridge switches can be omitted. Furthermore, a
coupled-inductor with a low volume is utilized to reduce the
circulating energy and clamped the voltage stress of the devices,
regardless of whether operation is in continuous conduction
mode. The experimental waveforms are provided to
demonstrate the soft-switching properties of all the devices.
Additionally, a normal rated power with 110V-1kW-60Hz,
which can be operated at stand-alone and grid-connected
modes, is provided to show the effectiveness of the output
voltage with low distortion, fast dynamic regulating speed and
insensitivity to load variation, even under nonlinear loads.
Experimental results that the maximum power inverter
efficiency exceeds 97%, and the total harmonic distortion for
various load conditions falls within 2%.
I. INTRODUCTION
A conventional PWM voltage-source inverter with LC
filter circuit is probably the most important power converter
topology [1]-[3], and is used in many particular industrial
and commercial applications, such as: uninterruptible power
system (UPS) for telecommunication systems, computer sets,
hospital equipments and ac motor drivers. However, the
instantaneous average output voltage is always lower than
the input dc-bus voltage, and the output current needs to pass
through a filter inductor. Hence, an inductor with a higher
inductance increases the product’s weight and severe copper 
loss. Additionally, the output waveform tends to distort
around the peak turning point and generates high-frequency
harmonics. The output inductor also cumbers the adjustable
ability of the voltage-source inverter while the situation of
suddenly loading or supporting nonlinear loads occurs. The
current-source inverting methodology has mainly been used
to charge the output capacitor to accumulate pure sine
waveform so that it can lower the high-frequency harmonics
and solve the problem of EMI. However, the inductor current
and switch voltage stress are difficult to handle due to the
utilization of a large inductor in this circuit. To protect the
switch devices, either a high-voltage-rated device or a
snubber circuit is normally applied to deplete the leakage
energy. However, it will degrade the corresponding power
conversion efficiency. Voltage-clamped and soft-switching
techniques are commonly used in high-efficiency inverters
[4]-[7]. Ishikawa and Murai [4] proposed a new
series-resonant dc-link inverter with a voltage-clamped
circuit to provide soft-switching characteristics and restrain
the voltage stress across switch below four times that of the
dc-bus voltage. Itoh et al. [5] presented a novel soft-switched
current-source inverter for single-phase utility interfaces to
achieve the soft-switching capability. Unfortunately, their
inverter requires a bulky inductor for the operation of variant
switching frequency, and adopts a large output capacitor to
lower the total harmonic distortion (THD). Moreover, Wai
and Duan [8] developed a new current-source sinusoidal
voltage inverter with a smaller inductor and compressed the
voltage stress across switches about double that of the dc-bus
voltage. However, the secondary winding of the coupled
inductor has a high circulating current which feeds back to
the input dc bus; the inductor current should be controlled in
the discontinuous conduction mode (DCM). Therefore, the
efficiency improvement is limited to light loads. In addition,
the switching frequency is typically increased to minimize
the size and weight of the current-source inverter. However,
increasing the frequency leads to substantial switching losses
and deteriorates overall system efficiency. Hence, the study
employs a current-source inverter [9] designed by the
voltage-clamped and soft-switching techniques to provide
output voltage possessing a high conversion efficiency with a
reduced THD value. The voltage ratings of the switches are
comparatively lower than the ones in [4] [8] so that it will
result in smaller conduction losses, while the corresponding
switching losses are also diminished via the soft-switching
technique. However, these topologies [8] [9] are required six
switches and their two clamping switches in series have more
conduction loss to decrease the conversion efficiency under
the heavy load.
In order to reduce the conduction loss further, this
investigation proposed a new sine-wave voltage inverter; it
only adopted five switches, designed by the high switching
frequency and low switching voltage techniques giving the
output voltage possessing higher conversion efficiency than
the ones in [8][9] with six switches. The rest of this paper is
organized as follows. Section II shows the inverter analyses.
Section III is design consideration. Section IV presents
experimental results for a 110V-1kW-60Hz output power
with a 70k Hz switching frequency that is provided to
validate the effectiveness of the proposed power conversion
system. Conclusions are finally drawn in Section V.
A Novel High-Efficiency Inverter for Stand-Alone
and Grid-Connected Systems
Rou-Yong Duan and Chao-Tsung Chang
Hungkuang University
Department of Industrial Safety & Health
No. 34, Chung-Chie Rd. Sha Lu, Tai Chung 433, Taiwan, R.O.C.
(a) Mode 1 (b) Mode 2
(c) Mode 3 (d) Mode 4
(e) Mode 5 (f) Mode 6
fD
CD
INV
MT
OC
ED
+
OL
bTaT
bTaT
dL
fL
ov
+
+
+
kL
fD
CD
INV
MT
OC
ED
+
OL
bTaT
bTaT
dL
fL
ov
+
+
+
kL
+
fD
CD
INV
MT
OC
ED
+
OL
bTaT
bTaT
dL
fL
ov
+
kL
fD
CD
INV
MT
OC
ED
+
OL
bTaT
bTaT
dL
fL
ov
+
kL
fD
CD
INV
MT
OC
ED
+
OL
bTaT
bTaT
dL
fL
ov
+
kL
fD
CD
INV
MT
OC
ED
+
OL
bTaT
bTaT
dL
fL
ov
+
+
+
kL
+
+
+
+
+
+
+
+
+
+
+
+
+
+
Fig. 3. Topological modes: (a) Mode 1 [t0t1]; (b) Mode 2 [t1t2]; (c) Mode 3[t2t3]; (d) Mode 4 [t3t4];(e) Mode 5 [t4t5]; (f) Mode 6 [t5t0]
OINLdLdd vVvdtdiL  / (1)
where INV and Ov denote the voltages of the dc source and
the ac side. During this stage, a rising current ( Ldi ) flows
from the dc source through the switch MT and the inductor
dL to charge the filter capacitor OC via switches aT and
bT . Thus, the output voltage Ov is determined as
dtiii
C
v OLOLd
O
o   )(1 (2)
where the LOi and Oi respectively denote the currents of the
resonant inductor ( OL ) and output load in the stand-alone
circuit.
Mode 2 [t1t2] [Fig.3 (b)]
When the switch MT is turned off, the current Ldi starts to
charge the parasitic capacitor of the switch since the leakage
inductor kL energy of the coupled-inductor requires to
release. This voltage TMv will force the reverse parasitic
voltage ( DCv ) of the diode CD to decay to zero gradually.
The switch MT and the diode CD , they also have voltage
clamped characteristics since the voltage summation of the
switch MT and the diode CD is equal to the dc source and is
given by
INDCTM Vvv  (3)
Mode 3 [t2t3] [Fig.3 (c)]
At the start of this mode, the diode CD becomes
forward-biased and turns on for the current Ldi . According to
(3), the maximum sustainable voltage of the switch MT and
the diode CD are equal to the dc side voltage INV . Moreover,
the polarities of both sides of the coupled-inductor are
respectively. Theses figures demonstrate the effectiveness of
the output voltage with small ripple waveform, fast dynamic
regulating speed and insensitivity to load variation, even
under nonlinear load. Fig. 4 depict the proposed inverter that
is also suitable for grid-connected power system. Due to the
output voltage Ov with pure sine-wave voltage, the PV
power can be delivered to the utility power via the inductor
UL when the phase and amplitude of the voltage Ov are
respectively linearly leading and large than the utility voltage
Uv . As can be seen from Fig.4, the output voltages of the
proposed power conversion system can be almost maintained
at the sinusoidal waveform and the high-order harmonic
components can be significantly lowered. Moreover, the
measured THD values for four different load conditions are
less than 2%, which is allowed for a general standard (e.g.,
IEEE Std. 1547) of limiting the THD values of the produce
power in terms of voltage and current inside 5 %.
0
(10ms/div)
(5A/div)
(50V/div)
0
(b)(a)
(c) (d)
(f)(e)
(10A/div)
(50V/div)
0
0dB 0dB
00
0dB 0dB
0
0
(5ms/div)
(10A/div)
(50V/div)
(100 Hz/div)
(5ms/div)
(2A/div)
(50V/div)
(100 Hz/div)
(5ms/div)
(20dB/div)
(10A/div)
(50V/div)
(100 Hz/div)
(5ms/div)
(20dB/div)
(0.5A/div)
(50V/div)
(100 Hz/div)
(5ms/div)
(20dB/div)
(20dB/div)
(5ms/div)
40.885dB
THD=1.33% THD=1.44%
THD=1.39% THD=1.65%
Uv
Ui
ov
oi
ov
oi
ov
oi
ov
oi
ov
oi
ov
Ldi
0dB 0dB -4dB
40.569dB
-2dB -2dB -8dB
40.365dB
0dB -4dB -2dB
40.729dB
1dB 0dB 0dB
-2dB
Fig. 4. Experimental results of output current, output voltage and spectrum
waveforms under different loads. (a)
O
v and Ldi under No load. (b) Ov and
oi under 1kW load. (c) RL load (R = 50Ω and L =50mH ) (d) Rectifier with
RC load (R = 100Ω,C = 470uF ). (e)
O
v and Ldi under step load (step
change from 300W to 950W). (f) Uv and Ui under 1kW injection load.
Figure 5 illustrate the experimental voltage and current
curves of the switches and diodes at 170V input dc voltage
and 1kW output power. From Fig. 5(a) and (b), the switch
voltage TMv is clamped close to the dc side voltage at 170V,
and is turned on with the ZCS propriety. By observing Fig.
5(c), the switch aT is operated at the same frequency of the
output voltage so that the switching losses by the four
switches in the bridge circuit can be efficaciously reduced.
Moreover, the switch aT will sustain the output voltage with
a peak 156V at most, when the switch is turned off during the
negative half period of the output voltage Ov . When the
switch aT is turned on, the switch current ai is composed
of both currents ( Ldi , Lfi ) such that it exhibits almost
continuous triangle waveform for supporting the output load
with a low ripple voltage. As can been from Fig. 5(d)-(f), the
across voltage of the diodes ( fC DD , ) are limited and the
reverse-recovery currents can be alleviated effectively. Fig.
5(h) shows the resonant inductor current very small so that
the real total loss of the inductor OL is only equal to 2.5 Watt.
The waveforms as shown in Figs. 4 and 5, the proposed
inverter agrees with the analyses in section II and III, and
provides a suitable ac power condition.
0A
0V
av
ai
(c)
(2ms/div)
(10A/div)
(50V/div)
0A
0V TMv
TMi
(b)
(2ms/div)
(10A/div)
(50V/div)
0A
DCv
DCi
0V
(f)
(2ms/div)
(10A/div)
(50V/div)
0A
0V
(e)
(2us/div)
(10A/div)
(50V/div)
DCv
DCi
0A
0V
(d)
(2us/div)
(10A/div)
(100V/div)
Dfv
Dfi
0A
(g)
0A
(5A/div)
(5A/div)
Ldi
Lfi
(2us/div)
0A
0V
(a)
(10A/div)
(50V/div)
TMv
TMi
(2us/div)
0
ov
Loi
(h)
(5ms/div)
(50V/div)
(0.5A/div)
Fig. 5. Experimental waveforms.; (a) TMv and TMi (2us/div); (b) TMv and
TMi (2ms/div); (c) av and ai ; (d) Dfv and Dfi ; (e) DCv and DCi (2us/div);
(f) DCv and DCi (2ms/div);(g) Ldi and Lfi ; (h) ov and LOi .
Figure 6 depicts the measured efficiency of the proposed
inverter and the current source inverters in [8] [9] with 110V
