
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014936                       # Number of seconds simulated (Second)
simTicks                                  14935598000                       # Number of ticks simulated (Tick)
finalTick                                 14935598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    191.54                       # Real time elapsed on the host (Second)
hostTickRate                                 77977117                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16925304                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       50000021                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   261044                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     261044                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         29871197                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50531122                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   681706                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50782612                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5332                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1212649                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1315078                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 296                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            29841123                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.701766                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.315990                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  14609211     48.96%     48.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4407571     14.77%     63.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2879151      9.65%     73.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1796444      6.02%     79.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1571564      5.27%     84.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1473704      4.94%     89.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1303884      4.37%     93.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    647425      2.17%     96.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1152169      3.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              29841123                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   27899      0.90%      0.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     29      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  8639      0.28%      1.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                 17762      0.57%      1.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               726622     23.40%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            718911     23.15%     48.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     5      0.00%     48.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               226135      7.28%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    1      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     55.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 311169     10.02%     65.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                151112      4.87%     70.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            711306     22.91%     93.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           205845      6.63%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       681382      1.34%      1.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      17244725     33.96%     35.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        75124      0.15%     35.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             8      0.00%     35.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2056176      4.05%     39.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      1542017      3.04%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      2417021      4.76%     47.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      2805291      5.52%     52.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      4862093      9.57%     62.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           58      0.00%     62.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1804840      3.55%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt           15      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4465313      8.79%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3308176      6.51%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7349630     14.47%     95.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2170743      4.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50782612                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.700053                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3105435                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.061152                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 81883310                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26428285                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25741008                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  52633804                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 25997738                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         24748946                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25583555                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     27623110                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50738273                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      11789690                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     42051                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           17265103                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        5732087                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5475413                       # Number of stores executed (Count)
system.cpu.numRate                           1.698568                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             314                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           30074                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000021                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.597424                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.597424                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.673853                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.673853                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   41673160                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  19301097                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    34004260                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   20227877                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 464708952                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 22382698                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 14935598000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       11667828                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5500027                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       744453                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       410612                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5858395                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4450208                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             24320                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3290309                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3289795                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999844                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  504633                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          141886                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             141886                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           43                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit       140752                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2100296                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         4398                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          226                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      2176835                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        18095                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         2253                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           58                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          547                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         6220                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         1475                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       724793                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       185306                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       334347                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       276681                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       233568                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       127980                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       242367                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       945703                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       232570                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       184074                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       259918                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       168890                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       159491                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       174396                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1212656                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          681409                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             24093                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     29622684                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.687896                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.427202                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        16704229     56.39%     56.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3596944     12.14%     68.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1724341      5.82%     74.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          526299      1.78%     76.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          337986      1.14%     77.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          373756      1.26%     78.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6359129     21.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     29622684                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000021                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    16806554                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11349064                       # Number of loads committed (Count)
system.cpu.commit.amos                             26                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          20                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    5658040                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   24551494                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    38109795                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                484013                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       681382      1.36%      1.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     17030584     34.06%     35.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        74415      0.15%     35.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            8      0.00%     35.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2051094      4.10%     39.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      1529646      3.06%     42.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      2374451      4.75%     47.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      2800843      5.60%     53.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      4853098      9.71%     62.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           36      0.00%     62.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1797899      3.60%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt           11      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4373496      8.75%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3288642      6.58%     81.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6975594     13.95%     95.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2168822      4.34%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000021                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6359129                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14116794                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14116794                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14116794                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14116794                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1764910                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1764910                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1764910                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1764910                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  17170118120                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  17170118120                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  17170118120                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  17170118120                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15881704                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15881704                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15881704                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15881704                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.111129                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.111129                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.111129                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.111129                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  9728.608326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  9728.608326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  9728.608326                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  9728.608326                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           65                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           65                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       388332                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            388332                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1374530                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1374530                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1374530                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1374530                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       390380                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       390380                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       390380                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       390380                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3910829557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3910829557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3910829557                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3910829557                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.024580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.024580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.024580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.024580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 10018.006960                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 10018.006960                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 10018.006960                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 10018.006960                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 388332                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9401174                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9401174                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1023068                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1023068                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10394203500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10394203500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10424242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10424242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.098143                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.098143                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 10159.836394                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 10159.836394                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       762813                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       762813                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       260255                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       260255                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2659248000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2659248000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.024966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.024966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 10217.855565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 10217.855565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           26                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              26                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           26                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           26                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      4715620                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4715620                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       741842                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       741842                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   6775914620                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6775914620                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5457462                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5457462                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.135932                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.135932                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  9133.905360                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  9133.905360                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       611717                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       611717                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       130125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       130125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1251581557                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1251581557                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.023844                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.023844                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  9618.302071                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  9618.302071                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2025.208181                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11695594                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             388332                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              30.117513                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2025.208181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.988871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.988871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          394                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1025                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          629                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          127444220                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         127444220                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   412792                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              20465823                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8104385                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                833560                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  24563                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3261311                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   230                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51561590                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   921                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         3982                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         3982                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         3982                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         3982                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         2523                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         2523                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         2523                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         2523                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    171721500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    171721500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    171721500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    171721500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         6505                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         6505                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         6505                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         6505                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.387855                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.387855                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.387855                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.387855                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 68062.425684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 68062.425684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 68062.425684                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 68062.425684                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         2523                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         2523                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         2523                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         2523                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    169198500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    169198500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    169198500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    169198500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.387855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.387855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.387855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.387855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67062.425684                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 67062.425684                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67062.425684                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 67062.425684                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         2507                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         3982                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         3982                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         2523                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         2523                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    171721500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    171721500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         6505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         6505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.387855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.387855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 68062.425684                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 68062.425684                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         2523                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         2523                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    169198500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    169198500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.387855                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.387855                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67062.425684                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 67062.425684                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.857183                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         6378                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         2507                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.544077                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1863500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.857183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.991074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.991074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        15533                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        15533                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              39471                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       51990554                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5858395                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3936314                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      29773470                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   49580                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       2379                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          709                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5145092                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   266                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       12                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           29841123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.742248                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.864148                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19566409     65.57%     65.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1128690      3.78%     69.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1377395      4.62%     73.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1555623      5.21%     79.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   478135      1.60%     80.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   544003      1.82%     82.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1030589      3.45%     86.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   658048      2.21%     88.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3502231     11.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             29841123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.196122                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.740491                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5144525                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5144525                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5144525                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5144525                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          564                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             564                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          564                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            564                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     38043493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     38043493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     38043493                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     38043493                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5145089                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5145089                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5145089                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5145089                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000110                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000110                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000110                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000110                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67453.001773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67453.001773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67453.001773                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67453.001773                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         7798                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           80                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      97.475000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          133                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          133                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          431                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          431                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     30353493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     30353493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     30353493                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     30353493                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70425.737819                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70425.737819                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70425.737819                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70425.737819                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5144525                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5144525                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          564                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           564                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     38043493                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     38043493                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5145089                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5145089                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67453.001773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67453.001773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          133                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          133                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          431                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          431                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     30353493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     30353493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70425.737819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70425.737819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           232.159771                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   232.159771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.113359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.113359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          431                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          289                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          142                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.210449                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           41161143                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          41161143                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     24563                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     194031                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    59625                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51212828                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  295                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 11667828                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5500027                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                681653                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         3                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    59565                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            562                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          13215                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        12266                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25481                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50523572                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50489954                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  32885973                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  47816796                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.690255                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.687749                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           97                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           97                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           97                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           97                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           47                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           47                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           47                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      3595500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      3595500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      3595500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      3595500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          144                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          144                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          144                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          144                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.326389                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.326389                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.326389                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.326389                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        76500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        76500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        76500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        76500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           47                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           47                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      3548500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      3548500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      3548500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      3548500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.326389                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.326389                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.326389                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.326389                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           34                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           97                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           97                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           47                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      3595500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      3595500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          144                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          144                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.326389                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.326389                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        76500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        76500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           47                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      3548500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      3548500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.326389                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.326389                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        75500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        75500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     9.418720                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          119                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           34                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     9.418720                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.588670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.588670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          335                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          335                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1170318                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  318718                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 562                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  42509                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  58572                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11349064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.443109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            24.660154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10673328     94.05%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               479908      4.23%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                92365      0.81%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4764      0.04%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3416      0.03%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 5600      0.05%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 7787      0.07%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4947      0.04%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3701      0.03%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2853      0.03%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2288      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              17945      0.16%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              35819      0.32%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3824      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2707      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2219      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                773      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1549      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                693      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 81      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 59      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 35      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 45      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 68      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 52      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 68      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 87      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 72      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 74      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 54      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1883      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             9088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11349064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  11594534                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1306                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              11595840                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5475417                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                    982                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5476399                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      17069951                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        2288                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  17072239                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   5145076                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      48                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               5145124                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       5145076                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          48                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   5145124                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  24563                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   886465                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  882677                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       18260353                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8460614                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1326451                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51433934                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 70725                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   8705                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 198162                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           76823                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            40621464                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    79153723                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 41946939                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  35162000                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              39368589                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1252765                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  681764                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              681771                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4245974                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         74476231                       # The number of ROB reads (Count)
system.cpu.rob.writes                       102646945                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000021                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 325957                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    325957                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                325957                       # number of overall hits (Count)
system.l2.overallHits::total                   325957                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         2523                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  431                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                32536                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   35537                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         2523                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           47                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 431                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               32536                       # number of overall misses (Count)
system.l2.overallMisses::total                  35537                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    165368000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      3472500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        29906499                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2251067500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2449814499                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    165368000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      3472500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       29906499                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2251067500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2449814499                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         2523                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           47                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                431                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             358493                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                361494                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         2523                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           47                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               431                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            358493                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               361494                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.090758                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.098306                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.090758                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.098306                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 65544.193421                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 73882.978723                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 69388.628770                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69186.977502                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    68937.009286                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 65544.193421                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 73882.978723                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69388.628770                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69186.977502                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   68937.009286                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                15633                       # number of writebacks (Count)
system.l2.writebacks::total                     15633                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         2521                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           47                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              431                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            32536                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               35535                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         2521                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           47                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             431                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           32536                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              35535                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    140056500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      3002500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     25596499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1925707500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2094362999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    140056500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      3002500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     25596499                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1925707500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2094362999                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999207                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.090758                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.098300                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999207                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.090758                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.098300                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 55555.930186                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 63882.978723                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59388.628770                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 59186.977502                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 58938.032897                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 55555.930186                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 63882.978723                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59388.628770                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 59186.977502                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 58938.032897                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          15633                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          954                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            954                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          31885                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             31885                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        31887                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         31887                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.000063                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.000063                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       154500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       154500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.000063                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.000063                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        77250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        77250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           431                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              431                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     29906499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     29906499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          431                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            431                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69388.628770                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69388.628770                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          431                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          431                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     25596499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     25596499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59388.628770                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59388.628770                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              88660                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 88660                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9582                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9582                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    693969500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      693969500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          98242                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             98242                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.097535                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.097535                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 72424.285118                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 72424.285118                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         9582                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9582                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    598149500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    598149500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.097535                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.097535                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 62424.285118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62424.285118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         237297                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            237297                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         2523                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           47                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        22954                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           25524                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    165368000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      3472500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1557098000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1725938500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         2523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           47                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       260251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        262821                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.088199                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.097116                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 65544.193421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 73882.978723                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 67835.584212                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 67620.220185                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         2521                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           47                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        22954                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        25522                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    140056500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      3002500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1327558000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1470617000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999207                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.088199                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.097108                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 55555.930186                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 63882.978723                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 57835.584212                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 57621.542199                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        86686                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            86686                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        86686                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        86686                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       301646                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           301646                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       301646                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       301646                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13714.438635                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       731317                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     373475                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.958142                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   260742000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13714.438635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.837063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.837063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14857                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                  185                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2100                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                12572                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.906799                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6649668                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6649668                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     15633.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      2521.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        47.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       431.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     31833.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004865334462                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          643                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          643                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               83080                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              15208                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       35535                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      15633                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     35535                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    15633                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    703                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      53.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 35535                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                15633                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   22345                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1489                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     358                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          643                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      54.158631                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    579.641475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255           631     98.13%     98.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            5      0.78%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            2      0.31%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.31%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.16%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.16%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14080-14335            1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           643                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      24.219285                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.953422                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     26.139098                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19           469     72.94%     72.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23            63      9.80%     82.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27            25      3.89%     86.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            10      1.56%     88.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35             5      0.78%     88.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39            11      1.71%     90.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43            16      2.49%     93.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             4      0.62%     93.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51             5      0.78%     94.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55             6      0.93%     95.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59             3      0.47%     95.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             4      0.62%     96.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67             6      0.93%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71             1      0.16%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75             1      0.16%     97.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79             1      0.16%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87             2      0.31%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91             1      0.16%     98.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-119            1      0.16%     98.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123            1      0.16%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127            2      0.31%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            1      0.16%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139            1      0.16%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-143            1      0.16%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::148-151            1      0.16%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::264-267            1      0.16%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::484-487            1      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   44992                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2274240                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1000512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              152269765.16106018                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              66988412.51619118                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14887466000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     290952.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       161344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         3008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        27584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2037312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       996672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 10802647.473505916074                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 201398.029057825479                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1846862.777104740031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 136406456.574420392513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 66731308.649308852851                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         2521                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           47                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          431                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        32536                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        15633                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     57732224                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1467270                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11615468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    877800750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 689733878640                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     22900.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31218.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26950.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26979.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  44120378.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       161344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        27584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2082304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2274240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        27584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        27584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       418560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       418560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         2521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        32536                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           35535                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         6540                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           6540                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     10802647                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       201398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1846863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      139418857                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         152269765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1846863                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1846863                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     28024321                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         28024321                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     28024321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     10802647                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       201398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1846863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     139418857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        180294087                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                34832                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               15573                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               339334368                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             116060224                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          948615712                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9742.03                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27234.03                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               31068                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              13538                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         5799                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   556.289015                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   386.582337                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   363.413629                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          958     16.52%     16.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          641     11.05%     27.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          346      5.97%     33.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          327      5.64%     39.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1451     25.02%     64.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          140      2.41%     66.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          127      2.19%     68.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          160      2.76%     71.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1649     28.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         5799                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2229248                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             996672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              149.257365                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               66.731309                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    9496599.840000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    12625607.736000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   76306793.068800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  29120827.008000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2657154288.969565                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5660611253.438535                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 5400562398.604790                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  13845877768.665424                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   927.038728                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8231754232                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    671300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6032543768                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    8589043.008000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    11419022.563200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   70207633.708800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  29410231.200000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2657154288.969565                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 4886705947.435326                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 5995201503.782370                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  13658687670.667013                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   914.505577                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9144185702                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    671300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5120112298                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               25953                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6540                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          9093                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               954                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9582                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9582                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           25953                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        87659                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        87663                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   87663                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3274752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3274768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3274768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              35539                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    35539    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                35539                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy           124043084                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          191231724                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          52126                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        18175                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             263252                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       308186                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        95779                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2541                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             98242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            98242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            431                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        262821                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         31887                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        31887                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          862                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1169096                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          128                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         7553                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1177639                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47796816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       161472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                47988880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           15633                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1000512                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            409642                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003877                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.062141                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  408054     99.61%     99.61% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1588      0.39%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              409642                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          588539442                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            431000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         374437500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             47000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           2524497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        786607                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       392601                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1587                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14935598000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.015932                       # Number of seconds simulated (Second)
simTicks                                  15932103000                       # Number of ticks simulated (Tick)
finalTick                                 30867701000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    196.28                       # Real time elapsed on the host (Second)
hostTickRate                                 81169873                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16931448                       # Number of bytes of host memory used (Byte)
simInsts                                    100000002                       # Number of instructions simulated (Count)
simOps                                      100000062                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   509473                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     509474                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31864206                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50404266                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   512710                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50671990                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4770                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               917020                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            964435                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 298                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31858390                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.590538                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.243882                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16945551     53.19%     53.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3698876     11.61%     64.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2984746      9.37%     74.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1825697      5.73%     79.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1858323      5.83%     85.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1563919      4.91%     90.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1474798      4.63%     95.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    626984      1.97%     97.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    879496      2.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31858390                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   41445      1.54%      1.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    313      0.01%      1.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       1      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  3775      0.14%      1.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                  8288      0.31%      2.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               746827     27.83%     29.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            579423     21.59%     51.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                    10      0.00%     51.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               176725      6.59%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    7      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 258883      9.65%     67.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                123215      4.59%     72.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            568852     21.20%     93.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           175382      6.54%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       512359      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      18357805     36.23%     37.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        76287      0.15%     37.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            31      0.00%     37.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1985705      3.92%     41.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      1140108      2.25%     43.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      1854023      3.66%     47.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      3279654      6.47%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      4543491      8.97%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           54      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1364179      2.69%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt           20      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3816005      7.53%     72.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2842062      5.61%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7843116     15.48%     93.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3057091      6.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50671990                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.590248                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2683146                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.052951                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 83493707                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26109442                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25576321                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  52396575                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 25725307                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         24814662                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25516047                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     27326730                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50635305                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      11642026                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     32372                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           17534296                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        5570785                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5892270                       # Number of stores executed (Count)
system.cpu.numRate                           1.589097                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5816                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.637284                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.637284                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.569159                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.569159                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   44073596                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  19128951                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    32847489                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   20014486                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 473897143                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 21611955                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 30867701000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       11489679                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5913929                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       847513                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       508411                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5667175                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4441612                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17385                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3392782                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3392341                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999870                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  411977                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          108189                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             108189                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        88945                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2109600                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         3407                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1045                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      2199284                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        12698                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         1579                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           90                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          556                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         4837                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         1132                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       567995                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       420355                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       371816                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       207505                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       191847                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        94723                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       273043                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       828214                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       404773                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       236742                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       156700                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       224675                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        96763                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       179417                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          917043                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          512413                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17276                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     31693597                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.577607                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.409197                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19397297     61.20%     61.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2922676      9.22%     70.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1555757      4.91%     75.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          659694      2.08%     77.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          322566      1.02%     78.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          317137      1.00%     79.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6518470     20.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     31693597                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17120634                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11245089                       # Number of loads committed (Count)
system.cpu.commit.amos                             63                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          40                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    5511582                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   24663933                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    38455734                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                395793                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       512350      1.02%      1.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     18186651     36.37%     37.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        75433      0.15%     37.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           28      0.00%     37.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1981696      3.96%     41.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      1129815      2.26%     43.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      1822454      3.64%     47.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      3275941      6.55%     53.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      4536311      9.07%     63.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           44      0.00%     63.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1358666      2.72%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt           18      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3738142      7.48%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2823504      5.65%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      7507010     15.01%     93.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3051978      6.10%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6518470                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       12444439                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12444439                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12444439                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12444439                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3645521                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3645521                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3645521                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3645521                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 153868164933                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 153868164933                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 153868164933                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 153868164933                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16089960                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16089960                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16089960                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16089960                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.226571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.226571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.226571                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.226571                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 42207.455377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 42207.455377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 42207.455377                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 42207.455377                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          296                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          135                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.869565                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           45                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       684960                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            684960                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2960560                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2960560                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2960560                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2960560                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       684961                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       684961                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       684961                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       684961                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  25047415710                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  25047415710                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  25047415710                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  25047415710                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.042571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.042571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.042571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.042571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 36567.652333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 36567.652333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 36567.652333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36567.652333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 684960                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7923258                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7923258                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2291220                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2291220                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  95131623000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  95131623000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10214478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10214478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.224311                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.224311                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41520.073585                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41520.073585                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1824024                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1824024                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       467196                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       467196                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  16864996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  16864996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.045739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.045739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 36098.331321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 36098.331321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           63                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              63                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           63                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           63                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      4521181                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4521181                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1354301                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1354301                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  58736541933                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  58736541933                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5875482                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5875482                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.230500                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.230500                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43370.374779                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43370.374779                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1136536                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1136536                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       217765                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       217765                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8182419710                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8182419710                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.037063                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.037063                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 37574.540032                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37574.540032                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15941076                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             687008                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.203625                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1139                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          789                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          129405208                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         129405208                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   486676                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22509271                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7778852                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1065723                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17868                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3371716                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   121                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51172344                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   531                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         7824                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         7824                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         7824                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         7824                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         4768                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         4768                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         4768                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         4768                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    327072000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    327072000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    327072000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    327072000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        12592                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        12592                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        12592                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        12592                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.378653                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.378653                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.378653                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.378653                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 68597.315436                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 68597.315436                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 68597.315436                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 68597.315436                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         4768                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         4768                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         4768                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         4768                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    322304000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    322304000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    322304000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    322304000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.378653                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.378653                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.378653                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.378653                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67597.315436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 67597.315436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67597.315436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 67597.315436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         4768                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         7824                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         7824                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         4768                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         4768                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    327072000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    327072000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        12592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        12592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.378653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.378653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 68597.315436                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 68597.315436                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         4768                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         4768                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    322304000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    322304000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.378653                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.378653                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67597.315436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 67597.315436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        12719                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         4784                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.658654                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        29952                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        29952                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              18970                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       51472539                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5667175                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3912507                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      31821154                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35968                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        120                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           115                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4787848                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   120                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31858390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.615671                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.789131                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 21723830     68.19%     68.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1148362      3.60%     71.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1281641      4.02%     75.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1404117      4.41%     80.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   455011      1.43%     81.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   616354      1.93%     83.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1260758      3.96%     87.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   664215      2.08%     89.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3304102     10.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31858390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.177854                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.615372                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4787681                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4787681                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4787681                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4787681                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          167                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             167                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          167                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            167                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     11631999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     11631999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     11631999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     11631999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4787848                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4787848                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4787848                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4787848                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000035                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 69652.688623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 69652.688623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 69652.688623                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 69652.688623                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          862                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     123.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           76                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            76                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           76                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           76                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           91                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           91                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           91                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           91                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      7635999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      7635999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      7635999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      7635999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 83912.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 83912.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 83912.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 83912.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4787681                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4787681                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          167                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           167                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     11631999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     11631999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4787848                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4787848                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 69652.688623                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 69652.688623                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           76                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           76                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           91                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           91                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      7635999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      7635999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 83912.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 83912.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           487.984305                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9932728                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                522                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           19028.214559                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   487.984305                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.238274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.238274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          522                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          473                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.254883                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           38302875                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          38302875                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17868                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     147414                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   230585                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50916976                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  387                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 11489679                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5913929                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                512627                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   227167                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            768                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9020                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18146                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50414678                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50390983                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  31792170                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45421054                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.581429                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.699943                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           31                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           31                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           31                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           31                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            2                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            2                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            2                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       143000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       143000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       143000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       143000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           33                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           33                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           33                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           33                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        71500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        71500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        71500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        71500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            2                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       141000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       141000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        70500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        70500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        70500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        70500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            2                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           31                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           31                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            2                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            2                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       143000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       143000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           33                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           33                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.060606                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.060606                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        71500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        71500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            2                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       141000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       141000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.060606                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.060606                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        70500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        70500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           13                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           58                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.866667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           13                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.812500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.812500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           68                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           68                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1221293                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  244618                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 768                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38408                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  36372                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11245085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.408525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            56.670973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                9391130     83.51%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               528421      4.70%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                73839      0.66%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                48878      0.43%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                44445      0.40%     89.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                38956      0.35%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                26463      0.24%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                25012      0.22%     90.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                39755      0.35%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                81308      0.72%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             114813      1.02%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             131296      1.17%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             207609      1.85%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              78381      0.70%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              34448      0.31%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              33556      0.30%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              23452      0.21%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              23374      0.21%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              29363      0.26%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              24831      0.22%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              21671      0.19%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              21765      0.19%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              21960      0.20%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              21999      0.20%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              25436      0.23%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              18637      0.17%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              20062      0.18%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              20205      0.18%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              10926      0.10%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               8523      0.08%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            54571      0.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11245085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  11435816                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     129                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              11435945                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5892271                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   4180                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5896451                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      17328087                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        4309                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  17332396                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   4787848                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      11                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               4787859                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       4787848                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          11                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   4787859                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17868                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1004220                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6192292                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       13552931                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8236819                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2854260                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51079423                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                228101                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                     91                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  22007                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1306743                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          425635                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            39939956                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    79661624                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44215136                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  33690086                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              39008868                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   931131                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  512688                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              512699                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5317896                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         76092211                       # The number of ROB reads (Count)
system.cpu.rob.writes                       102001047                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 403868                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    403868                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                403868                       # number of overall hits (Count)
system.l2.overallHits::total                   403868                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         4768                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   91                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               243842                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  248703                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         4768                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  91                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              243842                       # number of overall misses (Count)
system.l2.overallMisses::total                 248703                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    315123000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       138000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         7530999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     22494276986                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        22817068985                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    315123000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       138000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        7530999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    22494276986                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       22817068985                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         4768                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 91                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             647710                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                652571                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         4768                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                91                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            647710                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               652571                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.376468                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.381113                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.376468                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.381113                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 66091.233221                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        69000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 82758.230769                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 92249.395043                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    91744.245083                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 66091.233221                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        69000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82758.230769                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 92249.395043                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   91744.245083                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               242433                       # number of writebacks (Count)
system.l2.writebacks::total                    242433                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         4768                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               91                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           243842                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              248703                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         4768                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              91                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          243842                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             248703                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    267443000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       118000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      6620999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  20055866986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    20330048985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    267443000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       118000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      6620999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  20055866986                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   20330048985                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.376468                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.381113                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.376468                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.381113                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 56091.233221                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        59000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 72758.230769                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 82249.436053                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 81744.285292                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 56091.233221                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        59000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72758.230769                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 82249.436053                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 81744.285292                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         242433                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1645                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1645                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          37196                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             37196                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           55                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              55                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        37251                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         37251                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.001476                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.001476                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           55                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           55                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1383452                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1383452                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.001476                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.001476                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 25153.672727                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 25153.672727                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst            91                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               91                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      7530999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      7530999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           91                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             91                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82758.230769                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82758.230769                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           91                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           91                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      6620999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      6620999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72758.230769                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72758.230769                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             108077                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                108077                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            72438                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               72438                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   7279536994                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     7279536994                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         180515                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            180515                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.401285                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.401285                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 100493.345951                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 100493.345951                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        72438                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           72438                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   6555166994                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   6555166994                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.401285                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.401285                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 90493.484000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 90493.484000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         295791                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            295791                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         4768                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       171404                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          176174                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    315123000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       138000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  15214739992                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  15530000992                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         4768                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       467195                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        471965                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.366879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.373278                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 66091.233221                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        69000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88765.372990                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88151.492229                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         4768                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       171404                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       176174                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    267443000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       118000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  13500699992                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  13768260992                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.366879                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.373278                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 56091.233221                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        59000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78765.372990                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78151.492229                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       318949                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           318949                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       318949                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       318949                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       366011                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           366011                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       366011                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       366011                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15267.086239                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1140881                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     699817                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.630256                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15267.086239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.931829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.931829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16320                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  120                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1139                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 7060                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8001                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   11696376                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  11696376                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    242433.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      4768.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        91.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    243610.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005152117652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        12948                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        12948                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              564716                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             230980                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      248703                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     242433                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    248703                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   242433                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    232                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                248703                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               242433                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   56247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   55319                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   53927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   36609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   19496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   12133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    8217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    6137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     330                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   5201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  10000                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  12797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  14743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  17510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  17834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  18361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  18911                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  17632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  16192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  14521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  13990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  14079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  13755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  13851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   1297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        12948                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.188601                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     45.848776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          11840     91.44%     91.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           889      6.87%     98.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            86      0.66%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           30      0.23%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           29      0.22%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           14      0.11%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            7      0.05%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            8      0.06%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            4      0.03%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            4      0.03%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            6      0.05%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            2      0.02%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            2      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            6      0.05%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-735            3      0.02%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::928-959            3      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1055            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1056-1087            7      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1119            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1568-1599            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         12948                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        12948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.723278                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.318013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     17.814132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         11802     91.15%     91.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           573      4.43%     95.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27            81      0.63%     96.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            32      0.25%     96.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            71      0.55%     97.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39            33      0.25%     97.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43            66      0.51%     97.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47            43      0.33%     98.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51            37      0.29%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55            23      0.18%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59            25      0.19%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63            14      0.11%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            11      0.08%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71             8      0.06%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75             7      0.05%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79            10      0.08%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83            14      0.11%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87             7      0.05%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91             5      0.04%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95             4      0.03%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99             4      0.03%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-103            6      0.05%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107            1      0.01%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            3      0.02%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115            7      0.05%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123            4      0.03%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127            2      0.02%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            3      0.02%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-135            2      0.02%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139            3      0.02%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-143            2      0.02%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-155            1      0.01%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::156-159            2      0.02%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::164-167            3      0.02%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-171            3      0.02%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-179            3      0.02%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::180-183            1      0.01%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::184-187            1      0.01%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-195            1      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-211            1      0.01%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::212-215            2      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::216-219            1      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-227            1      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::232-235            2      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::244-247            2      0.02%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::248-251            1      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::276-279            1      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::280-283            1      0.01%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::296-299            2      0.02%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-307            1      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::308-311            1      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-323            2      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::324-327            2      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::344-347            2      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::356-359            1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::412-415            1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-435            1      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::436-439            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::444-447            1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-451            1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::456-459            2      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         12948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   14848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                15916992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15515712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              999051537.64069939                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              973864655.53229225                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15980171500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      32537.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       305152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         5824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     15591040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15515456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 19153278.132836576551                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 8034.093176525409                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 365551.239531906147                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 978592719.366677522659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 973848587.345939278603                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         4768                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           91                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       243842                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       242433                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    111399952                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        53144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      3593752                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  11807649386                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 959027599430                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23364.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     26572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     39491.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     48423.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3955845.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       305152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         5824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15605888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15916992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         5824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         5824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9234816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9234816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         4768                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           91                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       243842                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          248703                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       144294                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         144294                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     19153278                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         8034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         365551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      979524674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         999051538                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       365551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        365551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    579635720                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        579635720                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    579635720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     19153278                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         8034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        365551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     979524674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1578687258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               248471                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              242429                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         8777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         7791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         8296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         8098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         9578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         9528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         7077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         8099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         7101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         7051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         6796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         6856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         7533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         7330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         7508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         7342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        10381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         8298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         7948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         8846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         8816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         7160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         6966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         8443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         8397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         8123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         8007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         8017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         7040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         5792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         7721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         8064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         7709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         7016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         6946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         6565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         6689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         6777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         7536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         7286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         7556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         7259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         8693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         8288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         8143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         8931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              7576441502                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             827905372                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        11922696234                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                30492.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           47984.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              216793                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             219332                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        54765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   573.637031                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   348.087372                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   423.277304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13609     24.85%     24.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6166     11.26%     36.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3216      5.87%     41.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2530      4.62%     46.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2929      5.35%     51.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1308      2.39%     54.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1251      2.28%     56.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1204      2.20%     58.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22552     41.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        54765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              15902144                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           15515456                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              998.119583                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              973.848587                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    85497467.328000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    113651201.328000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   525549839.942398                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  455717639.999999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2834482625.251182                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 8432941073.760057                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3920928856.857647                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16368768704.467138                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1027.407914                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5950293742                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    716100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9265709258                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    85332173.472000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    113423152.584000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   519597901.670400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  455450786.783999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2834482625.251182                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 8370747629.092854                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 3968715910.387259                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  16347750179.241524                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1026.088658                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6020351310                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    716100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9195651690                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              176265                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        144294                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         98139                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1645                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              72438                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             72437                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          176265                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             55                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       741538                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       741538                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  741538                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     31432640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     31432640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31432640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             248758                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   248758    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               248758                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy          1538764472                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1303066444                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         492849                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       247216                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             472056                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       510305                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       417088                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4770                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            180515                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           180514                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             91                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        471965                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         37251                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        37251                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          182                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2054881                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        14304                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2069373                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     85290816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       305152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                85601920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          242433                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  15515712                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            938588                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003329                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.057605                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  935463     99.67%     99.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3125      0.33%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              938588                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1056412028                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             91000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         666334500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              2000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           4768000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1404766                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       708611                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15932103000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
