ARM GAS  /tmp/ccgT8jMJ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f3xx_hal_rcc.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.global	aPLLMULFactorTable
  21              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
  22              		.align	2
  25              	aPLLMULFactorTable:
  26 0000 02       		.byte	2
  27 0001 03       		.byte	3
  28 0002 04       		.byte	4
  29 0003 05       		.byte	5
  30 0004 06       		.byte	6
  31 0005 07       		.byte	7
  32 0006 08       		.byte	8
  33 0007 09       		.byte	9
  34 0008 0A       		.byte	10
  35 0009 0B       		.byte	11
  36 000a 0C       		.byte	12
  37 000b 0D       		.byte	13
  38 000c 0E       		.byte	14
  39 000d 0F       		.byte	15
  40 000e 10       		.byte	16
  41 000f 10       		.byte	16
  42              		.global	aPredivFactorTable
  43              		.section	.rodata.aPredivFactorTable,"a",%progbits
  44              		.align	2
  47              	aPredivFactorTable:
  48 0000 01       		.byte	1
  49 0001 02       		.byte	2
  50 0002 03       		.byte	3
  51 0003 04       		.byte	4
  52 0004 05       		.byte	5
  53 0005 06       		.byte	6
  54 0006 07       		.byte	7
  55 0007 08       		.byte	8
  56 0008 09       		.byte	9
  57 0009 0A       		.byte	10
  58 000a 0B       		.byte	11
  59 000b 0C       		.byte	12
  60 000c 0D       		.byte	13
  61 000d 0E       		.byte	14
ARM GAS  /tmp/ccgT8jMJ.s 			page 2


  62 000e 0F       		.byte	15
  63 000f 10       		.byte	16
  64              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  65              		.align	2
  66              		.global	HAL_RCC_DeInit
  67              		.thumb
  68              		.thumb_func
  70              	HAL_RCC_DeInit:
  71              	.LFB125:
  72              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @version V1.2.1
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @date    29-April-2015
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
ARM GAS  /tmp/ccgT8jMJ.s 			page 3


  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
ARM GAS  /tmp/ccgT8jMJ.s 			page 4


 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10, 11, 12, 13, 14, 15, 16, 16};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8,
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9,10, 11, 12, 13, 14, 15, 16};
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
ARM GAS  /tmp/ccgT8jMJ.s 			page 5


 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
ARM GAS  /tmp/ccgT8jMJ.s 			page 6


 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  73              		.loc 1 235 0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78 0000 80B4     		push	{r7}
  79              	.LCFI0:
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 00AF     		add	r7, sp, #0
  83              	.LCFI1:
  84              		.cfi_def_cfa_register 7
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
  85              		.loc 1 237 0
  86 0004 164B     		ldr	r3, .L2
  87 0006 164A     		ldr	r2, .L2
  88 0008 1268     		ldr	r2, [r2]
  89 000a 42F08102 		orr	r2, r2, #129
  90 000e 1A60     		str	r2, [r3]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
  91              		.loc 1 240 0
  92 0010 134A     		ldr	r2, .L2
  93 0012 134B     		ldr	r3, .L2
  94 0014 5968     		ldr	r1, [r3, #4]
  95 0016 134B     		ldr	r3, .L2+4
  96 0018 0B40     		ands	r3, r3, r1
  97 001a 5360     		str	r3, [r2, #4]
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
  98              		.loc 1 243 0
  99 001c 104A     		ldr	r2, .L2
 100 001e 104B     		ldr	r3, .L2
 101 0020 1B68     		ldr	r3, [r3]
 102 0022 23F08473 		bic	r3, r3, #17301504
 103 0026 23F48033 		bic	r3, r3, #65536
 104 002a 1360     		str	r3, [r2]
ARM GAS  /tmp/ccgT8jMJ.s 			page 7


 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 105              		.loc 1 246 0
 106 002c 0C4B     		ldr	r3, .L2
 107 002e 0C4A     		ldr	r2, .L2
 108 0030 1268     		ldr	r2, [r2]
 109 0032 22F48022 		bic	r2, r2, #262144
 110 0036 1A60     		str	r2, [r3]
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 111              		.loc 1 249 0
 112 0038 094B     		ldr	r3, .L2
 113 003a 0022     		movs	r2, #0
 114 003c 5A60     		str	r2, [r3, #4]
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 115              		.loc 1 252 0
 116 003e 084B     		ldr	r3, .L2
 117 0040 0022     		movs	r2, #0
 118 0042 DA62     		str	r2, [r3, #44]
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 119              		.loc 1 255 0
 120 0044 064B     		ldr	r3, .L2
 121 0046 0022     		movs	r2, #0
 122 0048 1A63     		str	r2, [r3, #48]
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 123              		.loc 1 258 0
 124 004a 054B     		ldr	r3, .L2
 125 004c 0022     		movs	r2, #0
 126 004e 9A60     		str	r2, [r3, #8]
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 127              		.loc 1 261 0
 128 0050 054B     		ldr	r3, .L2+8
 129 0052 064A     		ldr	r2, .L2+12
 130 0054 1A60     		str	r2, [r3]
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 131              		.loc 1 262 0
 132 0056 BD46     		mov	sp, r7
 133              		@ sp needed
 134 0058 5DF8047B 		ldr	r7, [sp], #4
 135 005c 7047     		bx	lr
 136              	.L3:
 137 005e 00BF     		.align	2
 138              	.L2:
 139 0060 00100240 		.word	1073876992
 140 0064 0CC0FFF8 		.word	-117456884
 141 0068 00000000 		.word	SystemCoreClock
 142 006c 00127A00 		.word	8000000
ARM GAS  /tmp/ccgT8jMJ.s 			page 8


 143              		.cfi_endproc
 144              	.LFE125:
 146              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 147              		.align	2
 148              		.global	HAL_RCC_OscConfig
 149              		.thumb
 150              		.thumb_func
 152              	HAL_RCC_OscConfig:
 153              	.LFB126:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 154              		.loc 1 279 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 512
 157              		@ frame_needed = 1, uses_anonymous_args = 0
 158 0000 80B5     		push	{r7, lr}
 159              	.LCFI2:
 160              		.cfi_def_cfa_offset 8
 161              		.cfi_offset 7, -8
 162              		.cfi_offset 14, -4
 163 0002 ADF5007D 		sub	sp, sp, #512
 164              	.LCFI3:
 165              		.cfi_def_cfa_offset 520
 166 0006 00AF     		add	r7, sp, #0
 167              	.LCFI4:
 168              		.cfi_def_cfa_register 7
 169 0008 3B1D     		adds	r3, r7, #4
 170 000a 1860     		str	r0, [r3]
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****    uint32_t tickstart = 0;
 171              		.loc 1 280 0
 172 000c 0023     		movs	r3, #0
 173 000e C7F8F831 		str	r3, [r7, #504]
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 174              		.loc 1 287 0
 175 0012 3B1D     		adds	r3, r7, #4
 176 0014 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccgT8jMJ.s 			page 9


 177 0016 1B68     		ldr	r3, [r3]
 178 0018 03F00103 		and	r3, r3, #1
 179 001c 002B     		cmp	r3, #0
 180 001e 00F0C981 		beq	.L5
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 181              		.loc 1 293 0
 182 0022 AE4B     		ldr	r3, .L197
 183 0024 5B68     		ldr	r3, [r3, #4]
 184 0026 03F00C03 		and	r3, r3, #12
 185 002a 042B     		cmp	r3, #4
 186 002c 0BD0     		beq	.L6
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 187              		.loc 1 294 0
 188 002e AB4B     		ldr	r3, .L197
 189 0030 5B68     		ldr	r3, [r3, #4]
 190 0032 03F00C03 		and	r3, r3, #12
 191 0036 082B     		cmp	r3, #8
 192 0038 78D1     		bne	.L7
 193              		.loc 1 294 0 is_stmt 0 discriminator 1
 194 003a A84B     		ldr	r3, .L197
 195 003c 5B68     		ldr	r3, [r3, #4]
 196 003e 03F48033 		and	r3, r3, #65536
 197 0042 002B     		cmp	r3, #0
 198 0044 72D0     		beq	.L7
 199              	.L6:
 200 0046 4FF40033 		mov	r3, #131072
 201 004a C7F8F431 		str	r3, [r7, #500]
 202              	.LBB166:
 203              	.LBB167:
 204              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
ARM GAS  /tmp/ccgT8jMJ.s 			page 10


  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccgT8jMJ.s 			page 11


  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccgT8jMJ.s 			page 12


 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccgT8jMJ.s 			page 13


 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccgT8jMJ.s 			page 14


 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
ARM GAS  /tmp/ccgT8jMJ.s 			page 15


 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccgT8jMJ.s 			page 16


 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccgT8jMJ.s 			page 17


 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccgT8jMJ.s 			page 18


 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 205              		.loc 2 531 0 is_stmt 1
 206 004e D7F8F431 		ldr	r3, [r7, #500]
 207              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 208 0052 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 19


 209              	@ 0 "" 2
 210              		.thumb
 211 0056 C7F8F031 		str	r3, [r7, #496]
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 212              		.loc 2 544 0
 213 005a D7F8F031 		ldr	r3, [r7, #496]
 214              	.LBE167:
 215              	.LBE166:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 216              		.loc 1 296 0
 217 005e B3FA83F3 		clz	r3, r3
 218 0062 DBB2     		uxtb	r3, r3
 219 0064 43F02003 		orr	r3, r3, #32
 220 0068 DBB2     		uxtb	r3, r3
 221 006a DBB2     		uxtb	r3, r3
 222 006c 5B09     		lsrs	r3, r3, #5
 223 006e DBB2     		uxtb	r3, r3
 224 0070 012B     		cmp	r3, #1
 225 0072 02D1     		bne	.L9
 226              		.loc 1 296 0 is_stmt 0 discriminator 1
 227 0074 994B     		ldr	r3, .L197
 228 0076 1B68     		ldr	r3, [r3]
 229 0078 35E0     		b	.L10
 230              	.L9:
 231 007a 4FF40033 		mov	r3, #131072
 232 007e C7F8EC31 		str	r3, [r7, #492]
 233              	.LBB168:
 234              	.LBB169:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 235              		.loc 2 531 0 is_stmt 1 discriminator 2
 236 0082 D7F8EC31 		ldr	r3, [r7, #492]
 237              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 238 0086 93FAA3F3 		rbit r3, r3
 239              	@ 0 "" 2
 240              		.thumb
 241 008a C7F8E831 		str	r3, [r7, #488]
 242              		.loc 2 544 0 discriminator 2
 243 008e D7F8E831 		ldr	r3, [r7, #488]
 244              	.LBE169:
 245              	.LBE168:
 246              		.loc 1 296 0 discriminator 2
 247 0092 B3FA83F3 		clz	r3, r3
 248 0096 DBB2     		uxtb	r3, r3
 249 0098 43F02003 		orr	r3, r3, #32
ARM GAS  /tmp/ccgT8jMJ.s 			page 20


 250 009c DBB2     		uxtb	r3, r3
 251 009e DBB2     		uxtb	r3, r3
 252 00a0 5B09     		lsrs	r3, r3, #5
 253 00a2 DBB2     		uxtb	r3, r3
 254 00a4 022B     		cmp	r3, #2
 255 00a6 02D1     		bne	.L12
 256              		.loc 1 296 0 is_stmt 0 discriminator 3
 257 00a8 8C4B     		ldr	r3, .L197
 258 00aa 1B6A     		ldr	r3, [r3, #32]
 259 00ac 1BE0     		b	.L10
 260              	.L12:
 261 00ae 4FF40033 		mov	r3, #131072
 262 00b2 C7F8E431 		str	r3, [r7, #484]
 263              	.LBB170:
 264              	.LBB171:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 265              		.loc 2 531 0 is_stmt 1 discriminator 4
 266 00b6 D7F8E431 		ldr	r3, [r7, #484]
 267              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 268 00ba 93FAA3F3 		rbit r3, r3
 269              	@ 0 "" 2
 270              		.thumb
 271 00be C7F8E031 		str	r3, [r7, #480]
 272              		.loc 2 544 0 discriminator 4
 273 00c2 D7F8E031 		ldr	r3, [r7, #480]
 274              	.LBE171:
 275              	.LBE170:
 276              		.loc 1 296 0 discriminator 4
 277 00c6 B3FA83F3 		clz	r3, r3
 278 00ca DBB2     		uxtb	r3, r3
 279 00cc 43F02003 		orr	r3, r3, #32
 280 00d0 DBB2     		uxtb	r3, r3
 281 00d2 DBB2     		uxtb	r3, r3
 282 00d4 5B09     		lsrs	r3, r3, #5
 283 00d6 DBB2     		uxtb	r3, r3
 284 00d8 042B     		cmp	r3, #4
 285 00da 02D1     		bne	.L15
 286              		.loc 1 296 0 is_stmt 0 discriminator 5
 287 00dc 7F4B     		ldr	r3, .L197
 288 00de 5B68     		ldr	r3, [r3, #4]
 289 00e0 01E0     		b	.L10
 290              	.L15:
 291              		.loc 1 296 0 discriminator 6
 292 00e2 7E4B     		ldr	r3, .L197
 293 00e4 5B6A     		ldr	r3, [r3, #36]
 294              	.L10:
 295 00e6 4FF40032 		mov	r2, #131072
 296 00ea C7F8DC21 		str	r2, [r7, #476]
 297              	.LBB172:
 298              	.LBB173:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 299              		.loc 2 531 0 is_stmt 1 discriminator 9
 300 00ee D7F8DC21 		ldr	r2, [r7, #476]
 301              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 302 00f2 92FAA2F2 		rbit r2, r2
 303              	@ 0 "" 2
 304              		.thumb
ARM GAS  /tmp/ccgT8jMJ.s 			page 21


 305 00f6 C7F8D821 		str	r2, [r7, #472]
 306              		.loc 2 544 0 discriminator 9
 307 00fa D7F8D821 		ldr	r2, [r7, #472]
 308              	.LBE173:
 309              	.LBE172:
 310              		.loc 1 296 0 discriminator 9
 311 00fe B2FA82F2 		clz	r2, r2
 312 0102 D2B2     		uxtb	r2, r2
 313 0104 42F02002 		orr	r2, r2, #32
 314 0108 D2B2     		uxtb	r2, r2
 315 010a D2B2     		uxtb	r2, r2
 316 010c 02F01F02 		and	r2, r2, #31
 317 0110 D340     		lsrs	r3, r3, r2
 318 0112 03F00103 		and	r3, r3, #1
 319 0116 002B     		cmp	r3, #0
 320 0118 07D0     		beq	.L18
 321              		.loc 1 296 0 is_stmt 0 discriminator 1
 322 011a 3B1D     		adds	r3, r7, #4
 323 011c 1B68     		ldr	r3, [r3]
 324 011e 5B68     		ldr	r3, [r3, #4]
 325 0120 002B     		cmp	r3, #0
 326 0122 02D1     		bne	.L18
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 327              		.loc 1 298 0 is_stmt 1
 328 0124 0123     		movs	r3, #1
 329 0126 01F01EB8 		b	.L19
 330              	.L18:
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 331              		.loc 1 296 0 discriminator 2
 332 012a 43E1     		b	.L5
 333              	.L7:
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 334              		.loc 1 304 0
 335 012c 3B1D     		adds	r3, r7, #4
 336 012e 1B68     		ldr	r3, [r3]
 337 0130 5B68     		ldr	r3, [r3, #4]
 338 0132 B3F5803F 		cmp	r3, #65536
 339 0136 06D1     		bne	.L20
 340              		.loc 1 304 0 is_stmt 0 discriminator 1
 341 0138 684B     		ldr	r3, .L197
 342 013a 684A     		ldr	r2, .L197
 343 013c 1268     		ldr	r2, [r2]
 344 013e 42F48032 		orr	r2, r2, #65536
 345 0142 1A60     		str	r2, [r3]
 346 0144 30E0     		b	.L21
 347              	.L20:
 348              		.loc 1 304 0 discriminator 2
 349 0146 3B1D     		adds	r3, r7, #4
 350 0148 1B68     		ldr	r3, [r3]
 351 014a 5B68     		ldr	r3, [r3, #4]
 352 014c 002B     		cmp	r3, #0
ARM GAS  /tmp/ccgT8jMJ.s 			page 22


 353 014e 0CD1     		bne	.L22
 354              		.loc 1 304 0 discriminator 1
 355 0150 624B     		ldr	r3, .L197
 356 0152 624A     		ldr	r2, .L197
 357 0154 1268     		ldr	r2, [r2]
 358 0156 22F48032 		bic	r2, r2, #65536
 359 015a 1A60     		str	r2, [r3]
 360 015c 5F4B     		ldr	r3, .L197
 361 015e 5F4A     		ldr	r2, .L197
 362 0160 1268     		ldr	r2, [r2]
 363 0162 22F48022 		bic	r2, r2, #262144
 364 0166 1A60     		str	r2, [r3]
 365 0168 1EE0     		b	.L21
 366              	.L22:
 367              		.loc 1 304 0 discriminator 2
 368 016a 3B1D     		adds	r3, r7, #4
 369 016c 1B68     		ldr	r3, [r3]
 370 016e 5B68     		ldr	r3, [r3, #4]
 371 0170 B3F5A02F 		cmp	r3, #327680
 372 0174 0CD1     		bne	.L23
 373              		.loc 1 304 0 discriminator 1
 374 0176 594B     		ldr	r3, .L197
 375 0178 584A     		ldr	r2, .L197
 376 017a 1268     		ldr	r2, [r2]
 377 017c 42F48022 		orr	r2, r2, #262144
 378 0180 1A60     		str	r2, [r3]
 379 0182 564B     		ldr	r3, .L197
 380 0184 554A     		ldr	r2, .L197
 381 0186 1268     		ldr	r2, [r2]
 382 0188 42F48032 		orr	r2, r2, #65536
 383 018c 1A60     		str	r2, [r3]
 384 018e 0BE0     		b	.L21
 385              	.L23:
 386              		.loc 1 304 0 discriminator 2
 387 0190 524B     		ldr	r3, .L197
 388 0192 524A     		ldr	r2, .L197
 389 0194 1268     		ldr	r2, [r2]
 390 0196 22F48032 		bic	r2, r2, #65536
 391 019a 1A60     		str	r2, [r3]
 392 019c 4F4B     		ldr	r3, .L197
 393 019e 4F4A     		ldr	r2, .L197
 394 01a0 1268     		ldr	r2, [r2]
 395 01a2 22F48022 		bic	r2, r2, #262144
 396 01a6 1A60     		str	r2, [r3]
 397              	.L21:
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 398              		.loc 1 308 0 is_stmt 1
 399 01a8 4C4B     		ldr	r3, .L197
 400 01aa 4C4A     		ldr	r2, .L197
 401 01ac D26A     		ldr	r2, [r2, #44]
 402 01ae 22F00F01 		bic	r1, r2, #15
 403 01b2 3A1D     		adds	r2, r7, #4
 404 01b4 1268     		ldr	r2, [r2]
 405 01b6 9268     		ldr	r2, [r2, #8]
ARM GAS  /tmp/ccgT8jMJ.s 			page 23


 406 01b8 0A43     		orrs	r2, r2, r1
 407 01ba DA62     		str	r2, [r3, #44]
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 408              		.loc 1 312 0
 409 01bc 3B1D     		adds	r3, r7, #4
 410 01be 1B68     		ldr	r3, [r3]
 411 01c0 5B68     		ldr	r3, [r3, #4]
 412 01c2 002B     		cmp	r3, #0
 413 01c4 7AD0     		beq	.L24
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 414              		.loc 1 315 0
 415 01c6 FFF7FEFF 		bl	HAL_GetTick
 416 01ca C7F8F801 		str	r0, [r7, #504]
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 417              		.loc 1 318 0
 418 01ce 0AE0     		b	.L25
 419              	.L36:
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 420              		.loc 1 320 0
 421 01d0 FFF7FEFF 		bl	HAL_GetTick
 422 01d4 0246     		mov	r2, r0
 423 01d6 D7F8F831 		ldr	r3, [r7, #504]
 424 01da D31A     		subs	r3, r2, r3
 425 01dc 642B     		cmp	r3, #100
 426 01de 02D9     		bls	.L25
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 427              		.loc 1 322 0
 428 01e0 0323     		movs	r3, #3
 429 01e2 00F0C0BF 		b	.L19
 430              	.L25:
 431 01e6 4FF40033 		mov	r3, #131072
 432 01ea C7F8D431 		str	r3, [r7, #468]
 433              	.LBB174:
 434              	.LBB175:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 435              		.loc 2 531 0 discriminator 1
 436 01ee D7F8D431 		ldr	r3, [r7, #468]
 437              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 438 01f2 93FAA3F3 		rbit r3, r3
 439              	@ 0 "" 2
 440              		.thumb
 441 01f6 C7F8D031 		str	r3, [r7, #464]
 442              		.loc 2 544 0 discriminator 1
 443 01fa D7F8D031 		ldr	r3, [r7, #464]
 444              	.LBE175:
 445              	.LBE174:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 446              		.loc 1 318 0 discriminator 1
ARM GAS  /tmp/ccgT8jMJ.s 			page 24


 447 01fe B3FA83F3 		clz	r3, r3
 448 0202 DBB2     		uxtb	r3, r3
 449 0204 43F02003 		orr	r3, r3, #32
 450 0208 DBB2     		uxtb	r3, r3
 451 020a DBB2     		uxtb	r3, r3
 452 020c 5B09     		lsrs	r3, r3, #5
 453 020e DBB2     		uxtb	r3, r3
 454 0210 012B     		cmp	r3, #1
 455 0212 02D1     		bne	.L27
 456 0214 314B     		ldr	r3, .L197
 457 0216 1B68     		ldr	r3, [r3]
 458 0218 35E0     		b	.L28
 459              	.L27:
 460 021a 4FF40033 		mov	r3, #131072
 461 021e C7F8CC31 		str	r3, [r7, #460]
 462              	.LBB176:
 463              	.LBB177:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 464              		.loc 2 531 0 discriminator 2
 465 0222 D7F8CC31 		ldr	r3, [r7, #460]
 466              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 467 0226 93FAA3F3 		rbit r3, r3
 468              	@ 0 "" 2
 469              		.thumb
 470 022a C7F8C831 		str	r3, [r7, #456]
 471              		.loc 2 544 0 discriminator 2
 472 022e D7F8C831 		ldr	r3, [r7, #456]
 473              	.LBE177:
 474              	.LBE176:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 475              		.loc 1 318 0 discriminator 2
 476 0232 B3FA83F3 		clz	r3, r3
 477 0236 DBB2     		uxtb	r3, r3
 478 0238 43F02003 		orr	r3, r3, #32
 479 023c DBB2     		uxtb	r3, r3
 480 023e DBB2     		uxtb	r3, r3
 481 0240 5B09     		lsrs	r3, r3, #5
 482 0242 DBB2     		uxtb	r3, r3
 483 0244 022B     		cmp	r3, #2
 484 0246 02D1     		bne	.L30
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 485              		.loc 1 318 0 is_stmt 0 discriminator 3
 486 0248 244B     		ldr	r3, .L197
 487 024a 1B6A     		ldr	r3, [r3, #32]
 488 024c 1BE0     		b	.L28
 489              	.L30:
 490 024e 4FF40033 		mov	r3, #131072
 491 0252 C7F8C431 		str	r3, [r7, #452]
 492              	.LBB178:
 493              	.LBB179:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 494              		.loc 2 531 0 is_stmt 1 discriminator 4
 495 0256 D7F8C431 		ldr	r3, [r7, #452]
 496              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 497 025a 93FAA3F3 		rbit r3, r3
 498              	@ 0 "" 2
 499              		.thumb
ARM GAS  /tmp/ccgT8jMJ.s 			page 25


 500 025e C7F8C031 		str	r3, [r7, #448]
 501              		.loc 2 544 0 discriminator 4
 502 0262 D7F8C031 		ldr	r3, [r7, #448]
 503              	.LBE179:
 504              	.LBE178:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 505              		.loc 1 318 0 discriminator 4
 506 0266 B3FA83F3 		clz	r3, r3
 507 026a DBB2     		uxtb	r3, r3
 508 026c 43F02003 		orr	r3, r3, #32
 509 0270 DBB2     		uxtb	r3, r3
 510 0272 DBB2     		uxtb	r3, r3
 511 0274 5B09     		lsrs	r3, r3, #5
 512 0276 DBB2     		uxtb	r3, r3
 513 0278 042B     		cmp	r3, #4
 514 027a 02D1     		bne	.L33
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 515              		.loc 1 318 0 is_stmt 0 discriminator 5
 516 027c 174B     		ldr	r3, .L197
 517 027e 5B68     		ldr	r3, [r3, #4]
 518 0280 01E0     		b	.L28
 519              	.L33:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 520              		.loc 1 318 0 discriminator 6
 521 0282 164B     		ldr	r3, .L197
 522 0284 5B6A     		ldr	r3, [r3, #36]
 523              	.L28:
 524 0286 4FF40032 		mov	r2, #131072
 525 028a C7F8BC21 		str	r2, [r7, #444]
 526              	.LBB180:
 527              	.LBB181:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 528              		.loc 2 531 0 is_stmt 1 discriminator 9
 529 028e D7F8BC21 		ldr	r2, [r7, #444]
 530              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 531 0292 92FAA2F2 		rbit r2, r2
 532              	@ 0 "" 2
 533              		.thumb
 534 0296 C7F8B821 		str	r2, [r7, #440]
 535              		.loc 2 544 0 discriminator 9
 536 029a D7F8B821 		ldr	r2, [r7, #440]
 537              	.LBE181:
 538              	.LBE180:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 539              		.loc 1 318 0 discriminator 9
 540 029e B2FA82F2 		clz	r2, r2
 541 02a2 D2B2     		uxtb	r2, r2
 542 02a4 42F02002 		orr	r2, r2, #32
 543 02a8 D2B2     		uxtb	r2, r2
 544 02aa D2B2     		uxtb	r2, r2
 545 02ac 02F01F02 		and	r2, r2, #31
 546 02b0 D340     		lsrs	r3, r3, r2
 547 02b2 03F00103 		and	r3, r3, #1
 548 02b6 002B     		cmp	r3, #0
 549 02b8 8AD0     		beq	.L36
 550 02ba 7BE0     		b	.L5
 551              	.L24:
ARM GAS  /tmp/ccgT8jMJ.s 			page 26


 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 552              		.loc 1 329 0
 553 02bc FFF7FEFF 		bl	HAL_GetTick
 554 02c0 C7F8F801 		str	r0, [r7, #504]
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 555              		.loc 1 332 0
 556 02c4 0CE0     		b	.L37
 557              	.L48:
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 558              		.loc 1 334 0
 559 02c6 FFF7FEFF 		bl	HAL_GetTick
 560 02ca 0246     		mov	r2, r0
 561 02cc D7F8F831 		ldr	r3, [r7, #504]
 562 02d0 D31A     		subs	r3, r2, r3
 563 02d2 642B     		cmp	r3, #100
 564 02d4 04D9     		bls	.L37
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 565              		.loc 1 336 0
 566 02d6 0323     		movs	r3, #3
 567 02d8 00F045BF 		b	.L19
 568              	.L198:
 569              		.align	2
 570              	.L197:
 571 02dc 00100240 		.word	1073876992
 572              	.L37:
 573 02e0 4FF40033 		mov	r3, #131072
 574 02e4 C7F8B431 		str	r3, [r7, #436]
 575              	.LBB182:
 576              	.LBB183:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 577              		.loc 2 531 0 discriminator 1
 578 02e8 D7F8B431 		ldr	r3, [r7, #436]
 579              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 580 02ec 93FAA3F3 		rbit r3, r3
 581              	@ 0 "" 2
 582              		.thumb
 583 02f0 C7F8B031 		str	r3, [r7, #432]
 584              		.loc 2 544 0 discriminator 1
 585 02f4 D7F8B031 		ldr	r3, [r7, #432]
 586              	.LBE183:
 587              	.LBE182:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 588              		.loc 1 332 0 discriminator 1
 589 02f8 B3FA83F3 		clz	r3, r3
 590 02fc DBB2     		uxtb	r3, r3
 591 02fe 43F02003 		orr	r3, r3, #32
 592 0302 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 27


 593 0304 DBB2     		uxtb	r3, r3
 594 0306 5B09     		lsrs	r3, r3, #5
 595 0308 DBB2     		uxtb	r3, r3
 596 030a 012B     		cmp	r3, #1
 597 030c 02D1     		bne	.L39
 598 030e B64B     		ldr	r3, .L199
 599 0310 1B68     		ldr	r3, [r3]
 600 0312 35E0     		b	.L40
 601              	.L39:
 602 0314 4FF40033 		mov	r3, #131072
 603 0318 C7F8AC31 		str	r3, [r7, #428]
 604              	.LBB184:
 605              	.LBB185:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 606              		.loc 2 531 0 discriminator 2
 607 031c D7F8AC31 		ldr	r3, [r7, #428]
 608              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 609 0320 93FAA3F3 		rbit r3, r3
 610              	@ 0 "" 2
 611              		.thumb
 612 0324 C7F8A831 		str	r3, [r7, #424]
 613              		.loc 2 544 0 discriminator 2
 614 0328 D7F8A831 		ldr	r3, [r7, #424]
 615              	.LBE185:
 616              	.LBE184:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 617              		.loc 1 332 0 discriminator 2
 618 032c B3FA83F3 		clz	r3, r3
 619 0330 DBB2     		uxtb	r3, r3
 620 0332 43F02003 		orr	r3, r3, #32
 621 0336 DBB2     		uxtb	r3, r3
 622 0338 DBB2     		uxtb	r3, r3
 623 033a 5B09     		lsrs	r3, r3, #5
 624 033c DBB2     		uxtb	r3, r3
 625 033e 022B     		cmp	r3, #2
 626 0340 02D1     		bne	.L42
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 627              		.loc 1 332 0 is_stmt 0 discriminator 3
 628 0342 A94B     		ldr	r3, .L199
 629 0344 1B6A     		ldr	r3, [r3, #32]
 630 0346 1BE0     		b	.L40
 631              	.L42:
 632 0348 4FF40033 		mov	r3, #131072
 633 034c C7F8A431 		str	r3, [r7, #420]
 634              	.LBB186:
 635              	.LBB187:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 636              		.loc 2 531 0 is_stmt 1 discriminator 4
 637 0350 D7F8A431 		ldr	r3, [r7, #420]
 638              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 639 0354 93FAA3F3 		rbit r3, r3
 640              	@ 0 "" 2
 641              		.thumb
 642 0358 C7F8A031 		str	r3, [r7, #416]
 643              		.loc 2 544 0 discriminator 4
 644 035c D7F8A031 		ldr	r3, [r7, #416]
 645              	.LBE187:
ARM GAS  /tmp/ccgT8jMJ.s 			page 28


 646              	.LBE186:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 647              		.loc 1 332 0 discriminator 4
 648 0360 B3FA83F3 		clz	r3, r3
 649 0364 DBB2     		uxtb	r3, r3
 650 0366 43F02003 		orr	r3, r3, #32
 651 036a DBB2     		uxtb	r3, r3
 652 036c DBB2     		uxtb	r3, r3
 653 036e 5B09     		lsrs	r3, r3, #5
 654 0370 DBB2     		uxtb	r3, r3
 655 0372 042B     		cmp	r3, #4
 656 0374 02D1     		bne	.L45
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 657              		.loc 1 332 0 is_stmt 0 discriminator 5
 658 0376 9C4B     		ldr	r3, .L199
 659 0378 5B68     		ldr	r3, [r3, #4]
 660 037a 01E0     		b	.L40
 661              	.L45:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 662              		.loc 1 332 0 discriminator 6
 663 037c 9A4B     		ldr	r3, .L199
 664 037e 5B6A     		ldr	r3, [r3, #36]
 665              	.L40:
 666 0380 4FF40032 		mov	r2, #131072
 667 0384 C7F89C21 		str	r2, [r7, #412]
 668              	.LBB188:
 669              	.LBB189:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 670              		.loc 2 531 0 is_stmt 1 discriminator 9
 671 0388 D7F89C21 		ldr	r2, [r7, #412]
 672              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 673 038c 92FAA2F2 		rbit r2, r2
 674              	@ 0 "" 2
 675              		.thumb
 676 0390 C7F89821 		str	r2, [r7, #408]
 677              		.loc 2 544 0 discriminator 9
 678 0394 D7F89821 		ldr	r2, [r7, #408]
 679              	.LBE189:
 680              	.LBE188:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 681              		.loc 1 332 0 discriminator 9
 682 0398 B2FA82F2 		clz	r2, r2
 683 039c D2B2     		uxtb	r2, r2
 684 039e 42F02002 		orr	r2, r2, #32
 685 03a2 D2B2     		uxtb	r2, r2
 686 03a4 D2B2     		uxtb	r2, r2
 687 03a6 02F01F02 		and	r2, r2, #31
 688 03aa D340     		lsrs	r3, r3, r2
 689 03ac 03F00103 		and	r3, r3, #1
 690 03b0 002B     		cmp	r3, #0
 691 03b2 88D1     		bne	.L48
 692              	.L5:
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccgT8jMJ.s 			page 29


 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 693              		.loc 1 343 0
 694 03b4 3B1D     		adds	r3, r7, #4
 695 03b6 1B68     		ldr	r3, [r3]
 696 03b8 1B68     		ldr	r3, [r3]
 697 03ba 03F00203 		and	r3, r3, #2
 698 03be 002B     		cmp	r3, #0
 699 03c0 00F0D381 		beq	.L49
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 700              		.loc 1 350 0
 701 03c4 884B     		ldr	r3, .L199
 702 03c6 5B68     		ldr	r3, [r3, #4]
 703 03c8 03F00C03 		and	r3, r3, #12
 704 03cc 002B     		cmp	r3, #0
 705 03ce 0DD0     		beq	.L50
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 706              		.loc 1 351 0
 707 03d0 854B     		ldr	r3, .L199
 708 03d2 5B68     		ldr	r3, [r3, #4]
 709 03d4 03F00C03 		and	r3, r3, #12
 710 03d8 082B     		cmp	r3, #8
 711 03da 40F08F80 		bne	.L51
 712              		.loc 1 351 0 is_stmt 0 discriminator 1
 713 03de 824B     		ldr	r3, .L199
 714 03e0 5B68     		ldr	r3, [r3, #4]
 715 03e2 03F48033 		and	r3, r3, #65536
 716 03e6 002B     		cmp	r3, #0
 717 03e8 40F08880 		bne	.L51
 718              	.L50:
 719 03ec 0223     		movs	r3, #2
 720 03ee C7F89431 		str	r3, [r7, #404]
 721              	.LBB190:
 722              	.LBB191:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 723              		.loc 2 531 0 is_stmt 1
 724 03f2 D7F89431 		ldr	r3, [r7, #404]
 725              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 726 03f6 93FAA3F3 		rbit r3, r3
 727              	@ 0 "" 2
 728              		.thumb
 729 03fa C7F89031 		str	r3, [r7, #400]
 730              		.loc 2 544 0
 731 03fe D7F89031 		ldr	r3, [r7, #400]
 732              	.LBE191:
 733              	.LBE190:
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 734              		.loc 1 354 0
 735 0402 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 30


 736 0406 DBB2     		uxtb	r3, r3
 737 0408 43F02003 		orr	r3, r3, #32
 738 040c DBB2     		uxtb	r3, r3
 739 040e DBB2     		uxtb	r3, r3
 740 0410 5B09     		lsrs	r3, r3, #5
 741 0412 DBB2     		uxtb	r3, r3
 742 0414 012B     		cmp	r3, #1
 743 0416 02D1     		bne	.L53
 744              		.loc 1 354 0 is_stmt 0 discriminator 1
 745 0418 734B     		ldr	r3, .L199
 746 041a 1B68     		ldr	r3, [r3]
 747 041c 33E0     		b	.L54
 748              	.L53:
 749 041e 0223     		movs	r3, #2
 750 0420 C7F88C31 		str	r3, [r7, #396]
 751              	.LBB192:
 752              	.LBB193:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753              		.loc 2 531 0 is_stmt 1 discriminator 2
 754 0424 D7F88C31 		ldr	r3, [r7, #396]
 755              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 756 0428 93FAA3F3 		rbit r3, r3
 757              	@ 0 "" 2
 758              		.thumb
 759 042c C7F88831 		str	r3, [r7, #392]
 760              		.loc 2 544 0 discriminator 2
 761 0430 D7F88831 		ldr	r3, [r7, #392]
 762              	.LBE193:
 763              	.LBE192:
 764              		.loc 1 354 0 discriminator 2
 765 0434 B3FA83F3 		clz	r3, r3
 766 0438 DBB2     		uxtb	r3, r3
 767 043a 43F02003 		orr	r3, r3, #32
 768 043e DBB2     		uxtb	r3, r3
 769 0440 DBB2     		uxtb	r3, r3
 770 0442 5B09     		lsrs	r3, r3, #5
 771 0444 DBB2     		uxtb	r3, r3
 772 0446 022B     		cmp	r3, #2
 773 0448 02D1     		bne	.L56
 774              		.loc 1 354 0 is_stmt 0 discriminator 3
 775 044a 674B     		ldr	r3, .L199
 776 044c 1B6A     		ldr	r3, [r3, #32]
 777 044e 1AE0     		b	.L54
 778              	.L56:
 779 0450 0223     		movs	r3, #2
 780 0452 C7F88431 		str	r3, [r7, #388]
 781              	.LBB194:
 782              	.LBB195:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 783              		.loc 2 531 0 is_stmt 1 discriminator 4
 784 0456 D7F88431 		ldr	r3, [r7, #388]
 785              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 786 045a 93FAA3F3 		rbit r3, r3
 787              	@ 0 "" 2
 788              		.thumb
 789 045e C7F88031 		str	r3, [r7, #384]
 790              		.loc 2 544 0 discriminator 4
ARM GAS  /tmp/ccgT8jMJ.s 			page 31


 791 0462 D7F88031 		ldr	r3, [r7, #384]
 792              	.LBE195:
 793              	.LBE194:
 794              		.loc 1 354 0 discriminator 4
 795 0466 B3FA83F3 		clz	r3, r3
 796 046a DBB2     		uxtb	r3, r3
 797 046c 43F02003 		orr	r3, r3, #32
 798 0470 DBB2     		uxtb	r3, r3
 799 0472 DBB2     		uxtb	r3, r3
 800 0474 5B09     		lsrs	r3, r3, #5
 801 0476 DBB2     		uxtb	r3, r3
 802 0478 042B     		cmp	r3, #4
 803 047a 02D1     		bne	.L59
 804              		.loc 1 354 0 is_stmt 0 discriminator 5
 805 047c 5A4B     		ldr	r3, .L199
 806 047e 5B68     		ldr	r3, [r3, #4]
 807 0480 01E0     		b	.L54
 808              	.L59:
 809              		.loc 1 354 0 discriminator 6
 810 0482 594B     		ldr	r3, .L199
 811 0484 5B6A     		ldr	r3, [r3, #36]
 812              	.L54:
 813 0486 0222     		movs	r2, #2
 814 0488 C7F87C21 		str	r2, [r7, #380]
 815              	.LBB196:
 816              	.LBB197:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 817              		.loc 2 531 0 is_stmt 1 discriminator 9
 818 048c D7F87C21 		ldr	r2, [r7, #380]
 819              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 820 0490 92FAA2F2 		rbit r2, r2
 821              	@ 0 "" 2
 822              		.thumb
 823 0494 C7F87821 		str	r2, [r7, #376]
 824              		.loc 2 544 0 discriminator 9
 825 0498 D7F87821 		ldr	r2, [r7, #376]
 826              	.LBE197:
 827              	.LBE196:
 828              		.loc 1 354 0 discriminator 9
 829 049c B2FA82F2 		clz	r2, r2
 830 04a0 D2B2     		uxtb	r2, r2
 831 04a2 42F02002 		orr	r2, r2, #32
 832 04a6 D2B2     		uxtb	r2, r2
 833 04a8 D2B2     		uxtb	r2, r2
 834 04aa 02F01F02 		and	r2, r2, #31
 835 04ae D340     		lsrs	r3, r3, r2
 836 04b0 03F00103 		and	r3, r3, #1
 837 04b4 002B     		cmp	r3, #0
 838 04b6 07D0     		beq	.L62
 839              		.loc 1 354 0 is_stmt 0 discriminator 1
 840 04b8 3B1D     		adds	r3, r7, #4
 841 04ba 1B68     		ldr	r3, [r3]
 842 04bc 1B69     		ldr	r3, [r3, #16]
 843 04be 012B     		cmp	r3, #1
 844 04c0 02D0     		beq	.L62
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
ARM GAS  /tmp/ccgT8jMJ.s 			page 32


 845              		.loc 1 356 0 is_stmt 1
 846 04c2 0123     		movs	r3, #1
 847 04c4 00F04FBE 		b	.L19
 848              	.L62:
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 849              		.loc 1 362 0 discriminator 2
 850 04c8 474B     		ldr	r3, .L199
 851 04ca 474A     		ldr	r2, .L199
 852 04cc 1268     		ldr	r2, [r2]
 853 04ce 22F0F801 		bic	r1, r2, #248
 854 04d2 3A1D     		adds	r2, r7, #4
 855 04d4 1268     		ldr	r2, [r2]
 856 04d6 5069     		ldr	r0, [r2, #20]
 857 04d8 F822     		movs	r2, #248
 858 04da C7F87421 		str	r2, [r7, #372]
 859              	.LBB198:
 860              	.LBB199:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 861              		.loc 2 531 0 discriminator 2
 862 04de D7F87421 		ldr	r2, [r7, #372]
 863              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 864 04e2 92FAA2F2 		rbit r2, r2
 865              	@ 0 "" 2
 866              		.thumb
 867 04e6 C7F87021 		str	r2, [r7, #368]
 868              		.loc 2 544 0 discriminator 2
 869 04ea D7F87021 		ldr	r2, [r7, #368]
 870              	.LBE199:
 871              	.LBE198:
 872              		.loc 1 362 0 discriminator 2
 873 04ee B2FA82F2 		clz	r2, r2
 874 04f2 00FA02F2 		lsl	r2, r0, r2
 875 04f6 0A43     		orrs	r2, r2, r1
 876 04f8 1A60     		str	r2, [r3]
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 877              		.loc 1 354 0 discriminator 2
 878 04fa 36E1     		b	.L49
 879              	.L51:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 880              		.loc 1 368 0
 881 04fc 3B1D     		adds	r3, r7, #4
 882 04fe 1B68     		ldr	r3, [r3]
 883 0500 1B69     		ldr	r3, [r3, #16]
 884 0502 002B     		cmp	r3, #0
 885 0504 00F0A780 		beq	.L64
 886 0508 0123     		movs	r3, #1
 887 050a C7F86C31 		str	r3, [r7, #364]
ARM GAS  /tmp/ccgT8jMJ.s 			page 33


 888              	.LBB200:
 889              	.LBB201:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 890              		.loc 2 531 0
 891 050e D7F86C31 		ldr	r3, [r7, #364]
 892              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 893 0512 93FAA3F3 		rbit r3, r3
 894              	@ 0 "" 2
 895              		.thumb
 896 0516 C7F86831 		str	r3, [r7, #360]
 897              		.loc 2 544 0
 898 051a D7F86831 		ldr	r3, [r7, #360]
 899              	.LBE201:
 900              	.LBE200:
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 901              		.loc 1 371 0
 902 051e B3FA83F3 		clz	r3, r3
 903 0522 9B00     		lsls	r3, r3, #2
 904 0524 03F18443 		add	r3, r3, #1107296256
 905 0528 03F58403 		add	r3, r3, #4325376
 906 052c 0122     		movs	r2, #1
 907 052e 1A60     		str	r2, [r3]
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 908              		.loc 1 374 0
 909 0530 FFF7FEFF 		bl	HAL_GetTick
 910 0534 C7F8F801 		str	r0, [r7, #504]
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 911              		.loc 1 377 0
 912 0538 0AE0     		b	.L66
 913              	.L77:
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 914              		.loc 1 379 0
 915 053a FFF7FEFF 		bl	HAL_GetTick
 916 053e 0246     		mov	r2, r0
 917 0540 D7F8F831 		ldr	r3, [r7, #504]
 918 0544 D31A     		subs	r3, r2, r3
 919 0546 022B     		cmp	r3, #2
 920 0548 02D9     		bls	.L66
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 921              		.loc 1 381 0
 922 054a 0323     		movs	r3, #3
 923 054c 00F00BBE 		b	.L19
 924              	.L66:
 925 0550 0223     		movs	r3, #2
 926 0552 C7F86431 		str	r3, [r7, #356]
 927              	.LBB202:
 928              	.LBB203:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 929              		.loc 2 531 0 discriminator 1
ARM GAS  /tmp/ccgT8jMJ.s 			page 34


 930 0556 D7F86431 		ldr	r3, [r7, #356]
 931              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 932 055a 93FAA3F3 		rbit r3, r3
 933              	@ 0 "" 2
 934              		.thumb
 935 055e C7F86031 		str	r3, [r7, #352]
 936              		.loc 2 544 0 discriminator 1
 937 0562 D7F86031 		ldr	r3, [r7, #352]
 938              	.LBE203:
 939              	.LBE202:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 940              		.loc 1 377 0 discriminator 1
 941 0566 B3FA83F3 		clz	r3, r3
 942 056a DBB2     		uxtb	r3, r3
 943 056c 43F02003 		orr	r3, r3, #32
 944 0570 DBB2     		uxtb	r3, r3
 945 0572 DBB2     		uxtb	r3, r3
 946 0574 5B09     		lsrs	r3, r3, #5
 947 0576 DBB2     		uxtb	r3, r3
 948 0578 012B     		cmp	r3, #1
 949 057a 02D1     		bne	.L68
 950 057c 1A4B     		ldr	r3, .L199
 951 057e 1B68     		ldr	r3, [r3]
 952 0580 36E0     		b	.L69
 953              	.L68:
 954 0582 0223     		movs	r3, #2
 955 0584 C7F85C31 		str	r3, [r7, #348]
 956              	.LBB204:
 957              	.LBB205:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 958              		.loc 2 531 0 discriminator 2
 959 0588 D7F85C31 		ldr	r3, [r7, #348]
 960              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 961 058c 93FAA3F3 		rbit r3, r3
 962              	@ 0 "" 2
 963              		.thumb
 964 0590 C7F85831 		str	r3, [r7, #344]
 965              		.loc 2 544 0 discriminator 2
 966 0594 D7F85831 		ldr	r3, [r7, #344]
 967              	.LBE205:
 968              	.LBE204:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 969              		.loc 1 377 0 discriminator 2
 970 0598 B3FA83F3 		clz	r3, r3
 971 059c DBB2     		uxtb	r3, r3
 972 059e 43F02003 		orr	r3, r3, #32
 973 05a2 DBB2     		uxtb	r3, r3
 974 05a4 DBB2     		uxtb	r3, r3
 975 05a6 5B09     		lsrs	r3, r3, #5
 976 05a8 DBB2     		uxtb	r3, r3
 977 05aa 022B     		cmp	r3, #2
 978 05ac 02D1     		bne	.L71
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 979              		.loc 1 377 0 is_stmt 0 discriminator 3
 980 05ae 0E4B     		ldr	r3, .L199
 981 05b0 1B6A     		ldr	r3, [r3, #32]
 982 05b2 1DE0     		b	.L69
ARM GAS  /tmp/ccgT8jMJ.s 			page 35


 983              	.L71:
 984 05b4 0223     		movs	r3, #2
 985 05b6 C7F85431 		str	r3, [r7, #340]
 986              	.LBB206:
 987              	.LBB207:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 988              		.loc 2 531 0 is_stmt 1 discriminator 4
 989 05ba D7F85431 		ldr	r3, [r7, #340]
 990              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 991 05be 93FAA3F3 		rbit r3, r3
 992              	@ 0 "" 2
 993              		.thumb
 994 05c2 C7F85031 		str	r3, [r7, #336]
 995              		.loc 2 544 0 discriminator 4
 996 05c6 D7F85031 		ldr	r3, [r7, #336]
 997              	.LBE207:
 998              	.LBE206:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 999              		.loc 1 377 0 discriminator 4
 1000 05ca B3FA83F3 		clz	r3, r3
 1001 05ce DBB2     		uxtb	r3, r3
 1002 05d0 43F02003 		orr	r3, r3, #32
 1003 05d4 DBB2     		uxtb	r3, r3
 1004 05d6 DBB2     		uxtb	r3, r3
 1005 05d8 5B09     		lsrs	r3, r3, #5
 1006 05da DBB2     		uxtb	r3, r3
 1007 05dc 042B     		cmp	r3, #4
 1008 05de 05D1     		bne	.L74
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1009              		.loc 1 377 0 is_stmt 0 discriminator 5
 1010 05e0 014B     		ldr	r3, .L199
 1011 05e2 5B68     		ldr	r3, [r3, #4]
 1012 05e4 04E0     		b	.L69
 1013              	.L200:
 1014 05e6 00BF     		.align	2
 1015              	.L199:
 1016 05e8 00100240 		.word	1073876992
 1017              	.L74:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1018              		.loc 1 377 0 discriminator 6
 1019 05ec C34B     		ldr	r3, .L201
 1020 05ee 5B6A     		ldr	r3, [r3, #36]
 1021              	.L69:
 1022 05f0 0222     		movs	r2, #2
 1023 05f2 C7F84C21 		str	r2, [r7, #332]
 1024              	.LBB208:
 1025              	.LBB209:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1026              		.loc 2 531 0 is_stmt 1 discriminator 9
 1027 05f6 D7F84C21 		ldr	r2, [r7, #332]
 1028              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1029 05fa 92FAA2F2 		rbit r2, r2
 1030              	@ 0 "" 2
 1031              		.thumb
 1032 05fe C7F84821 		str	r2, [r7, #328]
 1033              		.loc 2 544 0 discriminator 9
 1034 0602 D7F84821 		ldr	r2, [r7, #328]
ARM GAS  /tmp/ccgT8jMJ.s 			page 36


 1035              	.LBE209:
 1036              	.LBE208:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1037              		.loc 1 377 0 discriminator 9
 1038 0606 B2FA82F2 		clz	r2, r2
 1039 060a D2B2     		uxtb	r2, r2
 1040 060c 42F02002 		orr	r2, r2, #32
 1041 0610 D2B2     		uxtb	r2, r2
 1042 0612 D2B2     		uxtb	r2, r2
 1043 0614 02F01F02 		and	r2, r2, #31
 1044 0618 D340     		lsrs	r3, r3, r2
 1045 061a 03F00103 		and	r3, r3, #1
 1046 061e 002B     		cmp	r3, #0
 1047 0620 8BD0     		beq	.L77
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 1048              		.loc 1 386 0
 1049 0622 B64B     		ldr	r3, .L201
 1050 0624 B54A     		ldr	r2, .L201
 1051 0626 1268     		ldr	r2, [r2]
 1052 0628 22F0F801 		bic	r1, r2, #248
 1053 062c 3A1D     		adds	r2, r7, #4
 1054 062e 1268     		ldr	r2, [r2]
 1055 0630 5069     		ldr	r0, [r2, #20]
 1056 0632 F822     		movs	r2, #248
 1057 0634 C7F84421 		str	r2, [r7, #324]
 1058              	.LBB210:
 1059              	.LBB211:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1060              		.loc 2 531 0
 1061 0638 D7F84421 		ldr	r2, [r7, #324]
 1062              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1063 063c 92FAA2F2 		rbit r2, r2
 1064              	@ 0 "" 2
 1065              		.thumb
 1066 0640 C7F84021 		str	r2, [r7, #320]
 1067              		.loc 2 544 0
 1068 0644 D7F84021 		ldr	r2, [r7, #320]
 1069              	.LBE211:
 1070              	.LBE210:
 1071              		.loc 1 386 0
 1072 0648 B2FA82F2 		clz	r2, r2
 1073 064c 00FA02F2 		lsl	r2, r0, r2
 1074 0650 0A43     		orrs	r2, r2, r1
 1075 0652 1A60     		str	r2, [r3]
 1076 0654 89E0     		b	.L49
 1077              	.L64:
 1078 0656 0123     		movs	r3, #1
 1079 0658 C7F83C31 		str	r3, [r7, #316]
 1080              	.LBB212:
 1081              	.LBB213:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1082              		.loc 2 531 0
 1083 065c D7F83C31 		ldr	r3, [r7, #316]
ARM GAS  /tmp/ccgT8jMJ.s 			page 37


 1084              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1085 0660 93FAA3F3 		rbit r3, r3
 1086              	@ 0 "" 2
 1087              		.thumb
 1088 0664 C7F83831 		str	r3, [r7, #312]
 1089              		.loc 2 544 0
 1090 0668 D7F83831 		ldr	r3, [r7, #312]
 1091              	.LBE213:
 1092              	.LBE212:
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 1093              		.loc 1 391 0
 1094 066c B3FA83F3 		clz	r3, r3
 1095 0670 9B00     		lsls	r3, r3, #2
 1096 0672 03F18443 		add	r3, r3, #1107296256
 1097 0676 03F58403 		add	r3, r3, #4325376
 1098 067a 0022     		movs	r2, #0
 1099 067c 1A60     		str	r2, [r3]
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1100              		.loc 1 394 0
 1101 067e FFF7FEFF 		bl	HAL_GetTick
 1102 0682 C7F8F801 		str	r0, [r7, #504]
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 1103              		.loc 1 397 0
 1104 0686 0AE0     		b	.L80
 1105              	.L91:
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 1106              		.loc 1 399 0
 1107 0688 FFF7FEFF 		bl	HAL_GetTick
 1108 068c 0246     		mov	r2, r0
 1109 068e D7F8F831 		ldr	r3, [r7, #504]
 1110 0692 D31A     		subs	r3, r2, r3
 1111 0694 022B     		cmp	r3, #2
 1112 0696 02D9     		bls	.L80
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1113              		.loc 1 401 0
 1114 0698 0323     		movs	r3, #3
 1115 069a 00F064BD 		b	.L19
 1116              	.L80:
 1117 069e 0223     		movs	r3, #2
 1118 06a0 C7F83431 		str	r3, [r7, #308]
 1119              	.LBB214:
 1120              	.LBB215:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1121              		.loc 2 531 0 discriminator 1
 1122 06a4 D7F83431 		ldr	r3, [r7, #308]
 1123              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1124 06a8 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 38


 1125              	@ 0 "" 2
 1126              		.thumb
 1127 06ac C7F83031 		str	r3, [r7, #304]
 1128              		.loc 2 544 0 discriminator 1
 1129 06b0 D7F83031 		ldr	r3, [r7, #304]
 1130              	.LBE215:
 1131              	.LBE214:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1132              		.loc 1 397 0 discriminator 1
 1133 06b4 B3FA83F3 		clz	r3, r3
 1134 06b8 DBB2     		uxtb	r3, r3
 1135 06ba 43F02003 		orr	r3, r3, #32
 1136 06be DBB2     		uxtb	r3, r3
 1137 06c0 DBB2     		uxtb	r3, r3
 1138 06c2 5B09     		lsrs	r3, r3, #5
 1139 06c4 DBB2     		uxtb	r3, r3
 1140 06c6 012B     		cmp	r3, #1
 1141 06c8 02D1     		bne	.L82
 1142 06ca 8C4B     		ldr	r3, .L201
 1143 06cc 1B68     		ldr	r3, [r3]
 1144 06ce 33E0     		b	.L83
 1145              	.L82:
 1146 06d0 0223     		movs	r3, #2
 1147 06d2 C7F82C31 		str	r3, [r7, #300]
 1148              	.LBB216:
 1149              	.LBB217:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1150              		.loc 2 531 0 discriminator 2
 1151 06d6 D7F82C31 		ldr	r3, [r7, #300]
 1152              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1153 06da 93FAA3F3 		rbit r3, r3
 1154              	@ 0 "" 2
 1155              		.thumb
 1156 06de C7F82831 		str	r3, [r7, #296]
 1157              		.loc 2 544 0 discriminator 2
 1158 06e2 D7F82831 		ldr	r3, [r7, #296]
 1159              	.LBE217:
 1160              	.LBE216:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1161              		.loc 1 397 0 discriminator 2
 1162 06e6 B3FA83F3 		clz	r3, r3
 1163 06ea DBB2     		uxtb	r3, r3
 1164 06ec 43F02003 		orr	r3, r3, #32
 1165 06f0 DBB2     		uxtb	r3, r3
 1166 06f2 DBB2     		uxtb	r3, r3
 1167 06f4 5B09     		lsrs	r3, r3, #5
 1168 06f6 DBB2     		uxtb	r3, r3
 1169 06f8 022B     		cmp	r3, #2
 1170 06fa 02D1     		bne	.L85
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1171              		.loc 1 397 0 is_stmt 0 discriminator 3
 1172 06fc 7F4B     		ldr	r3, .L201
 1173 06fe 1B6A     		ldr	r3, [r3, #32]
 1174 0700 1AE0     		b	.L83
 1175              	.L85:
 1176 0702 0223     		movs	r3, #2
 1177 0704 C7F82431 		str	r3, [r7, #292]
ARM GAS  /tmp/ccgT8jMJ.s 			page 39


 1178              	.LBB218:
 1179              	.LBB219:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1180              		.loc 2 531 0 is_stmt 1 discriminator 4
 1181 0708 D7F82431 		ldr	r3, [r7, #292]
 1182              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1183 070c 93FAA3F3 		rbit r3, r3
 1184              	@ 0 "" 2
 1185              		.thumb
 1186 0710 C7F82031 		str	r3, [r7, #288]
 1187              		.loc 2 544 0 discriminator 4
 1188 0714 D7F82031 		ldr	r3, [r7, #288]
 1189              	.LBE219:
 1190              	.LBE218:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1191              		.loc 1 397 0 discriminator 4
 1192 0718 B3FA83F3 		clz	r3, r3
 1193 071c DBB2     		uxtb	r3, r3
 1194 071e 43F02003 		orr	r3, r3, #32
 1195 0722 DBB2     		uxtb	r3, r3
 1196 0724 DBB2     		uxtb	r3, r3
 1197 0726 5B09     		lsrs	r3, r3, #5
 1198 0728 DBB2     		uxtb	r3, r3
 1199 072a 042B     		cmp	r3, #4
 1200 072c 02D1     		bne	.L88
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1201              		.loc 1 397 0 is_stmt 0 discriminator 5
 1202 072e 734B     		ldr	r3, .L201
 1203 0730 5B68     		ldr	r3, [r3, #4]
 1204 0732 01E0     		b	.L83
 1205              	.L88:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1206              		.loc 1 397 0 discriminator 6
 1207 0734 714B     		ldr	r3, .L201
 1208 0736 5B6A     		ldr	r3, [r3, #36]
 1209              	.L83:
 1210 0738 0222     		movs	r2, #2
 1211 073a C7F81C21 		str	r2, [r7, #284]
 1212              	.LBB220:
 1213              	.LBB221:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1214              		.loc 2 531 0 is_stmt 1 discriminator 9
 1215 073e D7F81C21 		ldr	r2, [r7, #284]
 1216              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1217 0742 92FAA2F2 		rbit r2, r2
 1218              	@ 0 "" 2
 1219              		.thumb
 1220 0746 C7F81821 		str	r2, [r7, #280]
 1221              		.loc 2 544 0 discriminator 9
 1222 074a D7F81821 		ldr	r2, [r7, #280]
 1223              	.LBE221:
 1224              	.LBE220:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1225              		.loc 1 397 0 discriminator 9
 1226 074e B2FA82F2 		clz	r2, r2
 1227 0752 D2B2     		uxtb	r2, r2
 1228 0754 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/ccgT8jMJ.s 			page 40


 1229 0758 D2B2     		uxtb	r2, r2
 1230 075a D2B2     		uxtb	r2, r2
 1231 075c 02F01F02 		and	r2, r2, #31
 1232 0760 D340     		lsrs	r3, r3, r2
 1233 0762 03F00103 		and	r3, r3, #1
 1234 0766 002B     		cmp	r3, #0
 1235 0768 8ED1     		bne	.L91
 1236              	.L49:
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1237              		.loc 1 408 0
 1238 076a 3B1D     		adds	r3, r7, #4
 1239 076c 1B68     		ldr	r3, [r3]
 1240 076e 1B68     		ldr	r3, [r3]
 1241 0770 03F00803 		and	r3, r3, #8
 1242 0774 002B     		cmp	r3, #0
 1243 0776 00F03C81 		beq	.L92
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 1244              		.loc 1 414 0
 1245 077a 3B1D     		adds	r3, r7, #4
 1246 077c 1B68     		ldr	r3, [r3]
 1247 077e 9B69     		ldr	r3, [r3, #24]
 1248 0780 002B     		cmp	r3, #0
 1249 0782 00F09480 		beq	.L93
 1250 0786 0123     		movs	r3, #1
 1251 0788 C7F81431 		str	r3, [r7, #276]
 1252              	.LBB222:
 1253              	.LBB223:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1254              		.loc 2 531 0
 1255 078c D7F81431 		ldr	r3, [r7, #276]
 1256              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1257 0790 93FAA3F3 		rbit r3, r3
 1258              	@ 0 "" 2
 1259              		.thumb
 1260 0794 C7F81031 		str	r3, [r7, #272]
 1261              		.loc 2 544 0
 1262 0798 D7F81031 		ldr	r3, [r7, #272]
 1263              	.LBE223:
 1264              	.LBE222:
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1265              		.loc 1 417 0
 1266 079c B3FA83F3 		clz	r3, r3
 1267 07a0 9B00     		lsls	r3, r3, #2
 1268 07a2 1A46     		mov	r2, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 41


 1269 07a4 564B     		ldr	r3, .L201+4
 1270 07a6 1344     		add	r3, r3, r2
 1271 07a8 0122     		movs	r2, #1
 1272 07aa 1A60     		str	r2, [r3]
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1273              		.loc 1 420 0
 1274 07ac FFF7FEFF 		bl	HAL_GetTick
 1275 07b0 C7F8F801 		str	r0, [r7, #504]
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 1276              		.loc 1 423 0
 1277 07b4 0AE0     		b	.L95
 1278              	.L106:
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1279              		.loc 1 425 0
 1280 07b6 FFF7FEFF 		bl	HAL_GetTick
 1281 07ba 0246     		mov	r2, r0
 1282 07bc D7F8F831 		ldr	r3, [r7, #504]
 1283 07c0 D31A     		subs	r3, r2, r3
 1284 07c2 022B     		cmp	r3, #2
 1285 07c4 02D9     		bls	.L95
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1286              		.loc 1 427 0
 1287 07c6 0323     		movs	r3, #3
 1288 07c8 00F0CDBC 		b	.L19
 1289              	.L95:
 1290 07cc 0223     		movs	r3, #2
 1291 07ce C7F80C31 		str	r3, [r7, #268]
 1292              	.LBB224:
 1293              	.LBB225:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1294              		.loc 2 531 0 discriminator 1
 1295 07d2 D7F80C31 		ldr	r3, [r7, #268]
 1296              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1297 07d6 93FAA3F3 		rbit r3, r3
 1298              	@ 0 "" 2
 1299              		.thumb
 1300 07da C7F80831 		str	r3, [r7, #264]
 1301              		.loc 2 544 0 discriminator 1
 1302 07de D7F80831 		ldr	r3, [r7, #264]
 1303              	.LBE225:
 1304              	.LBE224:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1305              		.loc 1 423 0 discriminator 1
 1306 07e2 B3FA83F3 		clz	r3, r3
 1307 07e6 DBB2     		uxtb	r3, r3
 1308 07e8 43F06003 		orr	r3, r3, #96
 1309 07ec DBB2     		uxtb	r3, r3
 1310 07ee DBB2     		uxtb	r3, r3
 1311 07f0 5B09     		lsrs	r3, r3, #5
 1312 07f2 DBB2     		uxtb	r3, r3
 1313 07f4 012B     		cmp	r3, #1
ARM GAS  /tmp/ccgT8jMJ.s 			page 42


 1314 07f6 02D1     		bne	.L97
 1315 07f8 404B     		ldr	r3, .L201
 1316 07fa 1B68     		ldr	r3, [r3]
 1317 07fc 39E0     		b	.L98
 1318              	.L97:
 1319 07fe 0223     		movs	r3, #2
 1320 0800 C7F80431 		str	r3, [r7, #260]
 1321              	.LBB226:
 1322              	.LBB227:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1323              		.loc 2 531 0 discriminator 2
 1324 0804 D7F80431 		ldr	r3, [r7, #260]
 1325              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1326 0808 93FAA3F2 		rbit r2, r3
 1327              	@ 0 "" 2
 1328              		.thumb
 1329 080c 07F58073 		add	r3, r7, #256
 1330 0810 1A60     		str	r2, [r3]
 1331              		.loc 2 544 0 discriminator 2
 1332 0812 07F58073 		add	r3, r7, #256
 1333 0816 1B68     		ldr	r3, [r3]
 1334              	.LBE227:
 1335              	.LBE226:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1336              		.loc 1 423 0 discriminator 2
 1337 0818 B3FA83F3 		clz	r3, r3
 1338 081c DBB2     		uxtb	r3, r3
 1339 081e 43F06003 		orr	r3, r3, #96
 1340 0822 DBB2     		uxtb	r3, r3
 1341 0824 DBB2     		uxtb	r3, r3
 1342 0826 5B09     		lsrs	r3, r3, #5
 1343 0828 DBB2     		uxtb	r3, r3
 1344 082a 022B     		cmp	r3, #2
 1345 082c 02D1     		bne	.L100
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1346              		.loc 1 423 0 is_stmt 0 discriminator 3
 1347 082e 334B     		ldr	r3, .L201
 1348 0830 1B6A     		ldr	r3, [r3, #32]
 1349 0832 1EE0     		b	.L98
 1350              	.L100:
 1351 0834 07F1FC03 		add	r3, r7, #252
 1352 0838 0222     		movs	r2, #2
 1353 083a 1A60     		str	r2, [r3]
 1354              	.LBB228:
 1355              	.LBB229:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1356              		.loc 2 531 0 is_stmt 1 discriminator 4
 1357 083c 07F1FC03 		add	r3, r7, #252
 1358 0840 1B68     		ldr	r3, [r3]
 1359              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1360 0842 93FAA3F2 		rbit r2, r3
 1361              	@ 0 "" 2
 1362              		.thumb
 1363 0846 07F1F803 		add	r3, r7, #248
 1364 084a 1A60     		str	r2, [r3]
 1365              		.loc 2 544 0 discriminator 4
 1366 084c 07F1F803 		add	r3, r7, #248
ARM GAS  /tmp/ccgT8jMJ.s 			page 43


 1367 0850 1B68     		ldr	r3, [r3]
 1368              	.LBE229:
 1369              	.LBE228:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1370              		.loc 1 423 0 discriminator 4
 1371 0852 B3FA83F3 		clz	r3, r3
 1372 0856 DBB2     		uxtb	r3, r3
 1373 0858 43F06003 		orr	r3, r3, #96
 1374 085c DBB2     		uxtb	r3, r3
 1375 085e DBB2     		uxtb	r3, r3
 1376 0860 5B09     		lsrs	r3, r3, #5
 1377 0862 DBB2     		uxtb	r3, r3
 1378 0864 042B     		cmp	r3, #4
 1379 0866 02D1     		bne	.L103
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1380              		.loc 1 423 0 is_stmt 0 discriminator 5
 1381 0868 244B     		ldr	r3, .L201
 1382 086a 5B68     		ldr	r3, [r3, #4]
 1383 086c 01E0     		b	.L98
 1384              	.L103:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1385              		.loc 1 423 0 discriminator 6
 1386 086e 234B     		ldr	r3, .L201
 1387 0870 5B6A     		ldr	r3, [r3, #36]
 1388              	.L98:
 1389 0872 07F1F402 		add	r2, r7, #244
 1390 0876 0221     		movs	r1, #2
 1391 0878 1160     		str	r1, [r2]
 1392              	.LBB230:
 1393              	.LBB231:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1394              		.loc 2 531 0 is_stmt 1 discriminator 9
 1395 087a 07F1F402 		add	r2, r7, #244
 1396 087e 1268     		ldr	r2, [r2]
 1397              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1398 0880 92FAA2F1 		rbit r1, r2
 1399              	@ 0 "" 2
 1400              		.thumb
 1401 0884 07F1F002 		add	r2, r7, #240
 1402 0888 1160     		str	r1, [r2]
 1403              		.loc 2 544 0 discriminator 9
 1404 088a 07F1F002 		add	r2, r7, #240
 1405 088e 1268     		ldr	r2, [r2]
 1406              	.LBE231:
 1407              	.LBE230:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1408              		.loc 1 423 0 discriminator 9
 1409 0890 B2FA82F2 		clz	r2, r2
 1410 0894 D2B2     		uxtb	r2, r2
 1411 0896 42F06002 		orr	r2, r2, #96
 1412 089a D2B2     		uxtb	r2, r2
 1413 089c D2B2     		uxtb	r2, r2
 1414 089e 02F01F02 		and	r2, r2, #31
 1415 08a2 D340     		lsrs	r3, r3, r2
 1416 08a4 03F00103 		and	r3, r3, #1
 1417 08a8 002B     		cmp	r3, #0
 1418 08aa 84D0     		beq	.L106
ARM GAS  /tmp/ccgT8jMJ.s 			page 44


 1419 08ac A1E0     		b	.L92
 1420              	.L93:
 1421 08ae 07F1EC03 		add	r3, r7, #236
 1422 08b2 0122     		movs	r2, #1
 1423 08b4 1A60     		str	r2, [r3]
 1424              	.LBB232:
 1425              	.LBB233:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1426              		.loc 2 531 0
 1427 08b6 07F1EC03 		add	r3, r7, #236
 1428 08ba 1B68     		ldr	r3, [r3]
 1429              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1430 08bc 93FAA3F2 		rbit r2, r3
 1431              	@ 0 "" 2
 1432              		.thumb
 1433 08c0 07F1E803 		add	r3, r7, #232
 1434 08c4 1A60     		str	r2, [r3]
 1435              		.loc 2 544 0
 1436 08c6 07F1E803 		add	r3, r7, #232
 1437 08ca 1B68     		ldr	r3, [r3]
 1438              	.LBE233:
 1439              	.LBE232:
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1440              		.loc 1 434 0
 1441 08cc B3FA83F3 		clz	r3, r3
 1442 08d0 9B00     		lsls	r3, r3, #2
 1443 08d2 1A46     		mov	r2, r3
 1444 08d4 0A4B     		ldr	r3, .L201+4
 1445 08d6 1344     		add	r3, r3, r2
 1446 08d8 0022     		movs	r2, #0
 1447 08da 1A60     		str	r2, [r3]
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1448              		.loc 1 437 0
 1449 08dc FFF7FEFF 		bl	HAL_GetTick
 1450 08e0 C7F8F801 		str	r0, [r7, #504]
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1451              		.loc 1 440 0
 1452 08e4 0EE0     		b	.L108
 1453              	.L119:
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1454              		.loc 1 442 0
 1455 08e6 FFF7FEFF 		bl	HAL_GetTick
 1456 08ea 0246     		mov	r2, r0
 1457 08ec D7F8F831 		ldr	r3, [r7, #504]
 1458 08f0 D31A     		subs	r3, r2, r3
 1459 08f2 022B     		cmp	r3, #2
ARM GAS  /tmp/ccgT8jMJ.s 			page 45


 1460 08f4 06D9     		bls	.L108
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1461              		.loc 1 444 0
 1462 08f6 0323     		movs	r3, #3
 1463 08f8 00F035BC 		b	.L19
 1464              	.L202:
 1465              		.align	2
 1466              	.L201:
 1467 08fc 00100240 		.word	1073876992
 1468 0900 80044242 		.word	1111622784
 1469              	.L108:
 1470 0904 07F1E403 		add	r3, r7, #228
 1471 0908 0222     		movs	r2, #2
 1472 090a 1A60     		str	r2, [r3]
 1473              	.LBB234:
 1474              	.LBB235:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1475              		.loc 2 531 0 discriminator 1
 1476 090c 07F1E403 		add	r3, r7, #228
 1477 0910 1B68     		ldr	r3, [r3]
 1478              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1479 0912 93FAA3F2 		rbit r2, r3
 1480              	@ 0 "" 2
 1481              		.thumb
 1482 0916 07F1E003 		add	r3, r7, #224
 1483 091a 1A60     		str	r2, [r3]
 1484              		.loc 2 544 0 discriminator 1
 1485 091c 07F1E003 		add	r3, r7, #224
 1486 0920 1B68     		ldr	r3, [r3]
 1487              	.LBE235:
 1488              	.LBE234:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1489              		.loc 1 440 0 discriminator 1
 1490 0922 B3FA83F3 		clz	r3, r3
 1491 0926 DBB2     		uxtb	r3, r3
 1492 0928 43F06003 		orr	r3, r3, #96
 1493 092c DBB2     		uxtb	r3, r3
 1494 092e DBB2     		uxtb	r3, r3
 1495 0930 5B09     		lsrs	r3, r3, #5
 1496 0932 DBB2     		uxtb	r3, r3
 1497 0934 012B     		cmp	r3, #1
 1498 0936 02D1     		bne	.L110
 1499 0938 A54B     		ldr	r3, .L203
 1500 093a 1B68     		ldr	r3, [r3]
 1501 093c 3BE0     		b	.L111
 1502              	.L110:
 1503 093e 07F1DC03 		add	r3, r7, #220
 1504 0942 0222     		movs	r2, #2
 1505 0944 1A60     		str	r2, [r3]
 1506              	.LBB236:
 1507              	.LBB237:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1508              		.loc 2 531 0 discriminator 2
 1509 0946 07F1DC03 		add	r3, r7, #220
 1510 094a 1B68     		ldr	r3, [r3]
 1511              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccgT8jMJ.s 			page 46


 1512 094c 93FAA3F2 		rbit r2, r3
 1513              	@ 0 "" 2
 1514              		.thumb
 1515 0950 07F1D803 		add	r3, r7, #216
 1516 0954 1A60     		str	r2, [r3]
 1517              		.loc 2 544 0 discriminator 2
 1518 0956 07F1D803 		add	r3, r7, #216
 1519 095a 1B68     		ldr	r3, [r3]
 1520              	.LBE237:
 1521              	.LBE236:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1522              		.loc 1 440 0 discriminator 2
 1523 095c B3FA83F3 		clz	r3, r3
 1524 0960 DBB2     		uxtb	r3, r3
 1525 0962 43F06003 		orr	r3, r3, #96
 1526 0966 DBB2     		uxtb	r3, r3
 1527 0968 DBB2     		uxtb	r3, r3
 1528 096a 5B09     		lsrs	r3, r3, #5
 1529 096c DBB2     		uxtb	r3, r3
 1530 096e 022B     		cmp	r3, #2
 1531 0970 02D1     		bne	.L113
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1532              		.loc 1 440 0 is_stmt 0 discriminator 3
 1533 0972 974B     		ldr	r3, .L203
 1534 0974 1B6A     		ldr	r3, [r3, #32]
 1535 0976 1EE0     		b	.L111
 1536              	.L113:
 1537 0978 07F1D403 		add	r3, r7, #212
 1538 097c 0222     		movs	r2, #2
 1539 097e 1A60     		str	r2, [r3]
 1540              	.LBB238:
 1541              	.LBB239:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1542              		.loc 2 531 0 is_stmt 1 discriminator 4
 1543 0980 07F1D403 		add	r3, r7, #212
 1544 0984 1B68     		ldr	r3, [r3]
 1545              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1546 0986 93FAA3F2 		rbit r2, r3
 1547              	@ 0 "" 2
 1548              		.thumb
 1549 098a 07F1D003 		add	r3, r7, #208
 1550 098e 1A60     		str	r2, [r3]
 1551              		.loc 2 544 0 discriminator 4
 1552 0990 07F1D003 		add	r3, r7, #208
 1553 0994 1B68     		ldr	r3, [r3]
 1554              	.LBE239:
 1555              	.LBE238:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1556              		.loc 1 440 0 discriminator 4
 1557 0996 B3FA83F3 		clz	r3, r3
 1558 099a DBB2     		uxtb	r3, r3
 1559 099c 43F06003 		orr	r3, r3, #96
 1560 09a0 DBB2     		uxtb	r3, r3
 1561 09a2 DBB2     		uxtb	r3, r3
 1562 09a4 5B09     		lsrs	r3, r3, #5
 1563 09a6 DBB2     		uxtb	r3, r3
 1564 09a8 042B     		cmp	r3, #4
ARM GAS  /tmp/ccgT8jMJ.s 			page 47


 1565 09aa 02D1     		bne	.L116
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1566              		.loc 1 440 0 is_stmt 0 discriminator 5
 1567 09ac 884B     		ldr	r3, .L203
 1568 09ae 5B68     		ldr	r3, [r3, #4]
 1569 09b0 01E0     		b	.L111
 1570              	.L116:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1571              		.loc 1 440 0 discriminator 6
 1572 09b2 874B     		ldr	r3, .L203
 1573 09b4 5B6A     		ldr	r3, [r3, #36]
 1574              	.L111:
 1575 09b6 07F1CC02 		add	r2, r7, #204
 1576 09ba 0221     		movs	r1, #2
 1577 09bc 1160     		str	r1, [r2]
 1578              	.LBB240:
 1579              	.LBB241:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1580              		.loc 2 531 0 is_stmt 1 discriminator 9
 1581 09be 07F1CC02 		add	r2, r7, #204
 1582 09c2 1268     		ldr	r2, [r2]
 1583              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1584 09c4 92FAA2F1 		rbit r1, r2
 1585              	@ 0 "" 2
 1586              		.thumb
 1587 09c8 07F1C802 		add	r2, r7, #200
 1588 09cc 1160     		str	r1, [r2]
 1589              		.loc 2 544 0 discriminator 9
 1590 09ce 07F1C802 		add	r2, r7, #200
 1591 09d2 1268     		ldr	r2, [r2]
 1592              	.LBE241:
 1593              	.LBE240:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1594              		.loc 1 440 0 discriminator 9
 1595 09d4 B2FA82F2 		clz	r2, r2
 1596 09d8 D2B2     		uxtb	r2, r2
 1597 09da 42F06002 		orr	r2, r2, #96
 1598 09de D2B2     		uxtb	r2, r2
 1599 09e0 D2B2     		uxtb	r2, r2
 1600 09e2 02F01F02 		and	r2, r2, #31
 1601 09e6 D340     		lsrs	r3, r3, r2
 1602 09e8 03F00103 		and	r3, r3, #1
 1603 09ec 002B     		cmp	r3, #0
 1604 09ee 7FF47AAF 		bne	.L119
 1605              	.L92:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1606              		.loc 1 450 0
 1607 09f2 3B1D     		adds	r3, r7, #4
 1608 09f4 1B68     		ldr	r3, [r3]
 1609 09f6 1B68     		ldr	r3, [r3]
 1610 09f8 03F00403 		and	r3, r3, #4
 1611 09fc 002B     		cmp	r3, #0
ARM GAS  /tmp/ccgT8jMJ.s 			page 48


 1612 09fe 00F09E81 		beq	.L120
 1613              	.LBB242:
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1614              		.loc 1 452 0
 1615 0a02 0023     		movs	r3, #0
 1616 0a04 87F8FF31 		strb	r3, [r7, #511]
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1617              		.loc 1 459 0
 1618 0a08 714B     		ldr	r3, .L203
 1619 0a0a DB69     		ldr	r3, [r3, #28]
 1620 0a0c 03F08053 		and	r3, r3, #268435456
 1621 0a10 002B     		cmp	r3, #0
 1622 0a12 12D1     		bne	.L121
 1623              	.LBB243:
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1624              		.loc 1 461 0
 1625 0a14 6E4B     		ldr	r3, .L203
 1626 0a16 6E4A     		ldr	r2, .L203
 1627 0a18 D269     		ldr	r2, [r2, #28]
 1628 0a1a 42F08052 		orr	r2, r2, #268435456
 1629 0a1e DA61     		str	r2, [r3, #28]
 1630 0a20 6B4B     		ldr	r3, .L203
 1631 0a22 DB69     		ldr	r3, [r3, #28]
 1632 0a24 03F08052 		and	r2, r3, #268435456
 1633 0a28 07F10C03 		add	r3, r7, #12
 1634 0a2c 1A60     		str	r2, [r3]
 1635 0a2e 07F10C03 		add	r3, r7, #12
 1636 0a32 1B68     		ldr	r3, [r3]
 1637              	.LBE243:
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1638              		.loc 1 462 0
 1639 0a34 0123     		movs	r3, #1
 1640 0a36 87F8FF31 		strb	r3, [r7, #511]
 1641              	.L121:
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1642              		.loc 1 465 0
 1643 0a3a 664B     		ldr	r3, .L203+4
 1644 0a3c 1B68     		ldr	r3, [r3]
 1645 0a3e 03F48073 		and	r3, r3, #256
 1646 0a42 002B     		cmp	r3, #0
 1647 0a44 1AD1     		bne	.L122
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1648              		.loc 1 468 0
 1649 0a46 634B     		ldr	r3, .L203+4
 1650 0a48 624A     		ldr	r2, .L203+4
ARM GAS  /tmp/ccgT8jMJ.s 			page 49


 1651 0a4a 1268     		ldr	r2, [r2]
 1652 0a4c 42F48072 		orr	r2, r2, #256
 1653 0a50 1A60     		str	r2, [r3]
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1654              		.loc 1 471 0
 1655 0a52 FFF7FEFF 		bl	HAL_GetTick
 1656 0a56 C7F8F801 		str	r0, [r7, #504]
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1657              		.loc 1 473 0
 1658 0a5a 09E0     		b	.L123
 1659              	.L124:
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1660              		.loc 1 475 0
 1661 0a5c FFF7FEFF 		bl	HAL_GetTick
 1662 0a60 0246     		mov	r2, r0
 1663 0a62 D7F8F831 		ldr	r3, [r7, #504]
 1664 0a66 D31A     		subs	r3, r2, r3
 1665 0a68 642B     		cmp	r3, #100
 1666 0a6a 01D9     		bls	.L123
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1667              		.loc 1 477 0
 1668 0a6c 0323     		movs	r3, #3
 1669 0a6e 7AE3     		b	.L19
 1670              	.L123:
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1671              		.loc 1 473 0 discriminator 1
 1672 0a70 584B     		ldr	r3, .L203+4
 1673 0a72 1B68     		ldr	r3, [r3]
 1674 0a74 03F48073 		and	r3, r3, #256
 1675 0a78 002B     		cmp	r3, #0
 1676 0a7a EFD0     		beq	.L124
 1677              	.L122:
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1678              		.loc 1 483 0
 1679 0a7c 3B1D     		adds	r3, r7, #4
 1680 0a7e 1B68     		ldr	r3, [r3]
 1681 0a80 DB68     		ldr	r3, [r3, #12]
 1682 0a82 012B     		cmp	r3, #1
 1683 0a84 06D1     		bne	.L125
 1684              		.loc 1 483 0 is_stmt 0 discriminator 1
 1685 0a86 524B     		ldr	r3, .L203
 1686 0a88 514A     		ldr	r2, .L203
 1687 0a8a 126A     		ldr	r2, [r2, #32]
 1688 0a8c 42F00102 		orr	r2, r2, #1
 1689 0a90 1A62     		str	r2, [r3, #32]
 1690 0a92 2FE0     		b	.L126
 1691              	.L125:
ARM GAS  /tmp/ccgT8jMJ.s 			page 50


 1692              		.loc 1 483 0 discriminator 2
 1693 0a94 3B1D     		adds	r3, r7, #4
 1694 0a96 1B68     		ldr	r3, [r3]
 1695 0a98 DB68     		ldr	r3, [r3, #12]
 1696 0a9a 002B     		cmp	r3, #0
 1697 0a9c 0CD1     		bne	.L127
 1698              		.loc 1 483 0 discriminator 1
 1699 0a9e 4C4B     		ldr	r3, .L203
 1700 0aa0 4B4A     		ldr	r2, .L203
 1701 0aa2 126A     		ldr	r2, [r2, #32]
 1702 0aa4 22F00102 		bic	r2, r2, #1
 1703 0aa8 1A62     		str	r2, [r3, #32]
 1704 0aaa 494B     		ldr	r3, .L203
 1705 0aac 484A     		ldr	r2, .L203
 1706 0aae 126A     		ldr	r2, [r2, #32]
 1707 0ab0 22F00402 		bic	r2, r2, #4
 1708 0ab4 1A62     		str	r2, [r3, #32]
 1709 0ab6 1DE0     		b	.L126
 1710              	.L127:
 1711              		.loc 1 483 0 discriminator 2
 1712 0ab8 3B1D     		adds	r3, r7, #4
 1713 0aba 1B68     		ldr	r3, [r3]
 1714 0abc DB68     		ldr	r3, [r3, #12]
 1715 0abe 052B     		cmp	r3, #5
 1716 0ac0 0CD1     		bne	.L128
 1717              		.loc 1 483 0 discriminator 1
 1718 0ac2 434B     		ldr	r3, .L203
 1719 0ac4 424A     		ldr	r2, .L203
 1720 0ac6 126A     		ldr	r2, [r2, #32]
 1721 0ac8 42F00402 		orr	r2, r2, #4
 1722 0acc 1A62     		str	r2, [r3, #32]
 1723 0ace 404B     		ldr	r3, .L203
 1724 0ad0 3F4A     		ldr	r2, .L203
 1725 0ad2 126A     		ldr	r2, [r2, #32]
 1726 0ad4 42F00102 		orr	r2, r2, #1
 1727 0ad8 1A62     		str	r2, [r3, #32]
 1728 0ada 0BE0     		b	.L126
 1729              	.L128:
 1730              		.loc 1 483 0 discriminator 2
 1731 0adc 3C4B     		ldr	r3, .L203
 1732 0ade 3C4A     		ldr	r2, .L203
 1733 0ae0 126A     		ldr	r2, [r2, #32]
 1734 0ae2 22F00102 		bic	r2, r2, #1
 1735 0ae6 1A62     		str	r2, [r3, #32]
 1736 0ae8 394B     		ldr	r3, .L203
 1737 0aea 394A     		ldr	r2, .L203
 1738 0aec 126A     		ldr	r2, [r2, #32]
 1739 0aee 22F00402 		bic	r2, r2, #4
 1740 0af2 1A62     		str	r2, [r3, #32]
 1741              	.L126:
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1742              		.loc 1 485 0 is_stmt 1
 1743 0af4 3B1D     		adds	r3, r7, #4
 1744 0af6 1B68     		ldr	r3, [r3]
 1745 0af8 DB68     		ldr	r3, [r3, #12]
 1746 0afa 002B     		cmp	r3, #0
ARM GAS  /tmp/ccgT8jMJ.s 			page 51


 1747 0afc 00F08D80 		beq	.L129
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1748              		.loc 1 488 0
 1749 0b00 FFF7FEFF 		bl	HAL_GetTick
 1750 0b04 C7F8F801 		str	r0, [r7, #504]
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1751              		.loc 1 491 0
 1752 0b08 0BE0     		b	.L130
 1753              	.L141:
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1754              		.loc 1 493 0
 1755 0b0a FFF7FEFF 		bl	HAL_GetTick
 1756 0b0e 0246     		mov	r2, r0
 1757 0b10 D7F8F831 		ldr	r3, [r7, #504]
 1758 0b14 D21A     		subs	r2, r2, r3
 1759 0b16 41F28833 		movw	r3, #5000
 1760 0b1a 9A42     		cmp	r2, r3
 1761 0b1c 01D9     		bls	.L130
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1762              		.loc 1 495 0
 1763 0b1e 0323     		movs	r3, #3
 1764 0b20 21E3     		b	.L19
 1765              	.L130:
 1766 0b22 07F1C403 		add	r3, r7, #196
 1767 0b26 0222     		movs	r2, #2
 1768 0b28 1A60     		str	r2, [r3]
 1769              	.LBB244:
 1770              	.LBB245:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1771              		.loc 2 531 0 discriminator 1
 1772 0b2a 07F1C403 		add	r3, r7, #196
 1773 0b2e 1B68     		ldr	r3, [r3]
 1774              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1775 0b30 93FAA3F2 		rbit r2, r3
 1776              	@ 0 "" 2
 1777              		.thumb
 1778 0b34 07F1C003 		add	r3, r7, #192
 1779 0b38 1A60     		str	r2, [r3]
 1780              		.loc 2 544 0 discriminator 1
 1781 0b3a 07F1C003 		add	r3, r7, #192
 1782 0b3e 1B68     		ldr	r3, [r3]
 1783              	.LBE245:
 1784              	.LBE244:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1785              		.loc 1 491 0 discriminator 1
 1786 0b40 B3FA83F3 		clz	r3, r3
 1787 0b44 DBB2     		uxtb	r3, r3
 1788 0b46 43F04003 		orr	r3, r3, #64
 1789 0b4a DBB2     		uxtb	r3, r3
 1790 0b4c DBB2     		uxtb	r3, r3
 1791 0b4e 5B09     		lsrs	r3, r3, #5
ARM GAS  /tmp/ccgT8jMJ.s 			page 52


 1792 0b50 DBB2     		uxtb	r3, r3
 1793 0b52 012B     		cmp	r3, #1
 1794 0b54 02D1     		bne	.L132
 1795 0b56 1E4B     		ldr	r3, .L203
 1796 0b58 1B68     		ldr	r3, [r3]
 1797 0b5a 3FE0     		b	.L133
 1798              	.L132:
 1799 0b5c 07F1BC03 		add	r3, r7, #188
 1800 0b60 0222     		movs	r2, #2
 1801 0b62 1A60     		str	r2, [r3]
 1802              	.LBB246:
 1803              	.LBB247:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1804              		.loc 2 531 0 discriminator 2
 1805 0b64 07F1BC03 		add	r3, r7, #188
 1806 0b68 1B68     		ldr	r3, [r3]
 1807              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1808 0b6a 93FAA3F2 		rbit r2, r3
 1809              	@ 0 "" 2
 1810              		.thumb
 1811 0b6e 07F1B803 		add	r3, r7, #184
 1812 0b72 1A60     		str	r2, [r3]
 1813              		.loc 2 544 0 discriminator 2
 1814 0b74 07F1B803 		add	r3, r7, #184
 1815 0b78 1B68     		ldr	r3, [r3]
 1816              	.LBE247:
 1817              	.LBE246:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1818              		.loc 1 491 0 discriminator 2
 1819 0b7a B3FA83F3 		clz	r3, r3
 1820 0b7e DBB2     		uxtb	r3, r3
 1821 0b80 43F04003 		orr	r3, r3, #64
 1822 0b84 DBB2     		uxtb	r3, r3
 1823 0b86 DBB2     		uxtb	r3, r3
 1824 0b88 5B09     		lsrs	r3, r3, #5
 1825 0b8a DBB2     		uxtb	r3, r3
 1826 0b8c 022B     		cmp	r3, #2
 1827 0b8e 02D1     		bne	.L135
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1828              		.loc 1 491 0 is_stmt 0 discriminator 3
 1829 0b90 0F4B     		ldr	r3, .L203
 1830 0b92 1B6A     		ldr	r3, [r3, #32]
 1831 0b94 22E0     		b	.L133
 1832              	.L135:
 1833 0b96 07F1B403 		add	r3, r7, #180
 1834 0b9a 0222     		movs	r2, #2
 1835 0b9c 1A60     		str	r2, [r3]
 1836              	.LBB248:
 1837              	.LBB249:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1838              		.loc 2 531 0 is_stmt 1 discriminator 4
 1839 0b9e 07F1B403 		add	r3, r7, #180
 1840 0ba2 1B68     		ldr	r3, [r3]
 1841              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1842 0ba4 93FAA3F2 		rbit r2, r3
 1843              	@ 0 "" 2
 1844              		.thumb
ARM GAS  /tmp/ccgT8jMJ.s 			page 53


 1845 0ba8 07F1B003 		add	r3, r7, #176
 1846 0bac 1A60     		str	r2, [r3]
 1847              		.loc 2 544 0 discriminator 4
 1848 0bae 07F1B003 		add	r3, r7, #176
 1849 0bb2 1B68     		ldr	r3, [r3]
 1850              	.LBE249:
 1851              	.LBE248:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1852              		.loc 1 491 0 discriminator 4
 1853 0bb4 B3FA83F3 		clz	r3, r3
 1854 0bb8 DBB2     		uxtb	r3, r3
 1855 0bba 43F04003 		orr	r3, r3, #64
 1856 0bbe DBB2     		uxtb	r3, r3
 1857 0bc0 DBB2     		uxtb	r3, r3
 1858 0bc2 5B09     		lsrs	r3, r3, #5
 1859 0bc4 DBB2     		uxtb	r3, r3
 1860 0bc6 042B     		cmp	r3, #4
 1861 0bc8 06D1     		bne	.L138
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1862              		.loc 1 491 0 is_stmt 0 discriminator 5
 1863 0bca 014B     		ldr	r3, .L203
 1864 0bcc 5B68     		ldr	r3, [r3, #4]
 1865 0bce 05E0     		b	.L133
 1866              	.L204:
 1867              		.align	2
 1868              	.L203:
 1869 0bd0 00100240 		.word	1073876992
 1870 0bd4 00700040 		.word	1073770496
 1871              	.L138:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1872              		.loc 1 491 0 discriminator 6
 1873 0bd8 A34B     		ldr	r3, .L205
 1874 0bda 5B6A     		ldr	r3, [r3, #36]
 1875              	.L133:
 1876 0bdc 07F1AC02 		add	r2, r7, #172
 1877 0be0 0221     		movs	r1, #2
 1878 0be2 1160     		str	r1, [r2]
 1879              	.LBB250:
 1880              	.LBB251:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1881              		.loc 2 531 0 is_stmt 1 discriminator 9
 1882 0be4 07F1AC02 		add	r2, r7, #172
 1883 0be8 1268     		ldr	r2, [r2]
 1884              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1885 0bea 92FAA2F1 		rbit r1, r2
 1886              	@ 0 "" 2
 1887              		.thumb
 1888 0bee 07F1A802 		add	r2, r7, #168
 1889 0bf2 1160     		str	r1, [r2]
 1890              		.loc 2 544 0 discriminator 9
 1891 0bf4 07F1A802 		add	r2, r7, #168
 1892 0bf8 1268     		ldr	r2, [r2]
 1893              	.LBE251:
 1894              	.LBE250:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1895              		.loc 1 491 0 discriminator 9
 1896 0bfa B2FA82F2 		clz	r2, r2
ARM GAS  /tmp/ccgT8jMJ.s 			page 54


 1897 0bfe D2B2     		uxtb	r2, r2
 1898 0c00 42F04002 		orr	r2, r2, #64
 1899 0c04 D2B2     		uxtb	r2, r2
 1900 0c06 D2B2     		uxtb	r2, r2
 1901 0c08 02F01F02 		and	r2, r2, #31
 1902 0c0c D340     		lsrs	r3, r3, r2
 1903 0c0e 03F00103 		and	r3, r3, #1
 1904 0c12 002B     		cmp	r3, #0
 1905 0c14 3FF479AF 		beq	.L141
 1906 0c18 87E0     		b	.L142
 1907              	.L129:
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1908              		.loc 1 502 0
 1909 0c1a FFF7FEFF 		bl	HAL_GetTick
 1910 0c1e C7F8F801 		str	r0, [r7, #504]
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1911              		.loc 1 505 0
 1912 0c22 0BE0     		b	.L143
 1913              	.L154:
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1914              		.loc 1 507 0
 1915 0c24 FFF7FEFF 		bl	HAL_GetTick
 1916 0c28 0246     		mov	r2, r0
 1917 0c2a D7F8F831 		ldr	r3, [r7, #504]
 1918 0c2e D21A     		subs	r2, r2, r3
 1919 0c30 41F28833 		movw	r3, #5000
 1920 0c34 9A42     		cmp	r2, r3
 1921 0c36 01D9     		bls	.L143
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1922              		.loc 1 509 0
 1923 0c38 0323     		movs	r3, #3
 1924 0c3a 94E2     		b	.L19
 1925              	.L143:
 1926 0c3c 07F1A403 		add	r3, r7, #164
 1927 0c40 0222     		movs	r2, #2
 1928 0c42 1A60     		str	r2, [r3]
 1929              	.LBB252:
 1930              	.LBB253:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1931              		.loc 2 531 0 discriminator 1
 1932 0c44 07F1A403 		add	r3, r7, #164
 1933 0c48 1B68     		ldr	r3, [r3]
 1934              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1935 0c4a 93FAA3F2 		rbit r2, r3
 1936              	@ 0 "" 2
 1937              		.thumb
 1938 0c4e 07F1A003 		add	r3, r7, #160
ARM GAS  /tmp/ccgT8jMJ.s 			page 55


 1939 0c52 1A60     		str	r2, [r3]
 1940              		.loc 2 544 0 discriminator 1
 1941 0c54 07F1A003 		add	r3, r7, #160
 1942 0c58 1B68     		ldr	r3, [r3]
 1943              	.LBE253:
 1944              	.LBE252:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1945              		.loc 1 505 0 discriminator 1
 1946 0c5a B3FA83F3 		clz	r3, r3
 1947 0c5e DBB2     		uxtb	r3, r3
 1948 0c60 43F04003 		orr	r3, r3, #64
 1949 0c64 DBB2     		uxtb	r3, r3
 1950 0c66 DBB2     		uxtb	r3, r3
 1951 0c68 5B09     		lsrs	r3, r3, #5
 1952 0c6a DBB2     		uxtb	r3, r3
 1953 0c6c 012B     		cmp	r3, #1
 1954 0c6e 02D1     		bne	.L145
 1955 0c70 7D4B     		ldr	r3, .L205
 1956 0c72 1B68     		ldr	r3, [r3]
 1957 0c74 3BE0     		b	.L146
 1958              	.L145:
 1959 0c76 07F19C03 		add	r3, r7, #156
 1960 0c7a 0222     		movs	r2, #2
 1961 0c7c 1A60     		str	r2, [r3]
 1962              	.LBB254:
 1963              	.LBB255:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1964              		.loc 2 531 0 discriminator 2
 1965 0c7e 07F19C03 		add	r3, r7, #156
 1966 0c82 1B68     		ldr	r3, [r3]
 1967              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1968 0c84 93FAA3F2 		rbit r2, r3
 1969              	@ 0 "" 2
 1970              		.thumb
 1971 0c88 07F19803 		add	r3, r7, #152
 1972 0c8c 1A60     		str	r2, [r3]
 1973              		.loc 2 544 0 discriminator 2
 1974 0c8e 07F19803 		add	r3, r7, #152
 1975 0c92 1B68     		ldr	r3, [r3]
 1976              	.LBE255:
 1977              	.LBE254:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1978              		.loc 1 505 0 discriminator 2
 1979 0c94 B3FA83F3 		clz	r3, r3
 1980 0c98 DBB2     		uxtb	r3, r3
 1981 0c9a 43F04003 		orr	r3, r3, #64
 1982 0c9e DBB2     		uxtb	r3, r3
 1983 0ca0 DBB2     		uxtb	r3, r3
 1984 0ca2 5B09     		lsrs	r3, r3, #5
 1985 0ca4 DBB2     		uxtb	r3, r3
 1986 0ca6 022B     		cmp	r3, #2
 1987 0ca8 02D1     		bne	.L148
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1988              		.loc 1 505 0 is_stmt 0 discriminator 3
 1989 0caa 6F4B     		ldr	r3, .L205
 1990 0cac 1B6A     		ldr	r3, [r3, #32]
 1991 0cae 1EE0     		b	.L146
ARM GAS  /tmp/ccgT8jMJ.s 			page 56


 1992              	.L148:
 1993 0cb0 07F19403 		add	r3, r7, #148
 1994 0cb4 0222     		movs	r2, #2
 1995 0cb6 1A60     		str	r2, [r3]
 1996              	.LBB256:
 1997              	.LBB257:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1998              		.loc 2 531 0 is_stmt 1 discriminator 4
 1999 0cb8 07F19403 		add	r3, r7, #148
 2000 0cbc 1B68     		ldr	r3, [r3]
 2001              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2002 0cbe 93FAA3F2 		rbit r2, r3
 2003              	@ 0 "" 2
 2004              		.thumb
 2005 0cc2 07F19003 		add	r3, r7, #144
 2006 0cc6 1A60     		str	r2, [r3]
 2007              		.loc 2 544 0 discriminator 4
 2008 0cc8 07F19003 		add	r3, r7, #144
 2009 0ccc 1B68     		ldr	r3, [r3]
 2010              	.LBE257:
 2011              	.LBE256:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2012              		.loc 1 505 0 discriminator 4
 2013 0cce B3FA83F3 		clz	r3, r3
 2014 0cd2 DBB2     		uxtb	r3, r3
 2015 0cd4 43F04003 		orr	r3, r3, #64
 2016 0cd8 DBB2     		uxtb	r3, r3
 2017 0cda DBB2     		uxtb	r3, r3
 2018 0cdc 5B09     		lsrs	r3, r3, #5
 2019 0cde DBB2     		uxtb	r3, r3
 2020 0ce0 042B     		cmp	r3, #4
 2021 0ce2 02D1     		bne	.L151
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2022              		.loc 1 505 0 is_stmt 0 discriminator 5
 2023 0ce4 604B     		ldr	r3, .L205
 2024 0ce6 5B68     		ldr	r3, [r3, #4]
 2025 0ce8 01E0     		b	.L146
 2026              	.L151:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2027              		.loc 1 505 0 discriminator 6
 2028 0cea 5F4B     		ldr	r3, .L205
 2029 0cec 5B6A     		ldr	r3, [r3, #36]
 2030              	.L146:
 2031 0cee 07F18C02 		add	r2, r7, #140
 2032 0cf2 0221     		movs	r1, #2
 2033 0cf4 1160     		str	r1, [r2]
 2034              	.LBB258:
 2035              	.LBB259:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2036              		.loc 2 531 0 is_stmt 1 discriminator 9
 2037 0cf6 07F18C02 		add	r2, r7, #140
 2038 0cfa 1268     		ldr	r2, [r2]
 2039              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2040 0cfc 92FAA2F1 		rbit r1, r2
 2041              	@ 0 "" 2
 2042              		.thumb
 2043 0d00 07F18802 		add	r2, r7, #136
ARM GAS  /tmp/ccgT8jMJ.s 			page 57


 2044 0d04 1160     		str	r1, [r2]
 2045              		.loc 2 544 0 discriminator 9
 2046 0d06 07F18802 		add	r2, r7, #136
 2047 0d0a 1268     		ldr	r2, [r2]
 2048              	.LBE259:
 2049              	.LBE258:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2050              		.loc 1 505 0 discriminator 9
 2051 0d0c B2FA82F2 		clz	r2, r2
 2052 0d10 D2B2     		uxtb	r2, r2
 2053 0d12 42F04002 		orr	r2, r2, #64
 2054 0d16 D2B2     		uxtb	r2, r2
 2055 0d18 D2B2     		uxtb	r2, r2
 2056 0d1a 02F01F02 		and	r2, r2, #31
 2057 0d1e D340     		lsrs	r3, r3, r2
 2058 0d20 03F00103 		and	r3, r3, #1
 2059 0d24 002B     		cmp	r3, #0
 2060 0d26 7FF47DAF 		bne	.L154
 2061              	.L142:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 2062              		.loc 1 515 0
 2063 0d2a 97F8FF31 		ldrb	r3, [r7, #511]	@ zero_extendqisi2
 2064 0d2e 012B     		cmp	r3, #1
 2065 0d30 05D1     		bne	.L120
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 2066              		.loc 1 517 0
 2067 0d32 4D4B     		ldr	r3, .L205
 2068 0d34 4C4A     		ldr	r2, .L205
 2069 0d36 D269     		ldr	r2, [r2, #28]
 2070 0d38 22F08052 		bic	r2, r2, #268435456
 2071 0d3c DA61     		str	r2, [r3, #28]
 2072              	.L120:
 2073              	.LBE242:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 2074              		.loc 1 524 0
 2075 0d3e 3B1D     		adds	r3, r7, #4
 2076 0d40 1B68     		ldr	r3, [r3]
 2077 0d42 DB69     		ldr	r3, [r3, #28]
 2078 0d44 002B     		cmp	r3, #0
 2079 0d46 00F00D82 		beq	.L155
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 2080              		.loc 1 527 0
 2081 0d4a 474B     		ldr	r3, .L205
ARM GAS  /tmp/ccgT8jMJ.s 			page 58


 2082 0d4c 5B68     		ldr	r3, [r3, #4]
 2083 0d4e 03F00C03 		and	r3, r3, #12
 2084 0d52 082B     		cmp	r3, #8
 2085 0d54 00F00182 		beq	.L156
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 2086              		.loc 1 529 0
 2087 0d58 3B1D     		adds	r3, r7, #4
 2088 0d5a 1B68     		ldr	r3, [r3]
 2089 0d5c DB69     		ldr	r3, [r3, #28]
 2090 0d5e 022B     		cmp	r3, #2
 2091 0d60 40F05781 		bne	.L157
 2092 0d64 07F18403 		add	r3, r7, #132
 2093 0d68 4FF08072 		mov	r2, #16777216
 2094 0d6c 1A60     		str	r2, [r3]
 2095              	.LBB260:
 2096              	.LBB261:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2097              		.loc 2 531 0
 2098 0d6e 07F18403 		add	r3, r7, #132
 2099 0d72 1B68     		ldr	r3, [r3]
 2100              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2101 0d74 93FAA3F2 		rbit r2, r3
 2102              	@ 0 "" 2
 2103              		.thumb
 2104 0d78 07F18003 		add	r3, r7, #128
 2105 0d7c 1A60     		str	r2, [r3]
 2106              		.loc 2 544 0
 2107 0d7e 07F18003 		add	r3, r7, #128
 2108 0d82 1B68     		ldr	r3, [r3]
 2109              	.LBE261:
 2110              	.LBE260:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2111              		.loc 1 539 0
 2112 0d84 B3FA83F3 		clz	r3, r3
 2113 0d88 9B00     		lsls	r3, r3, #2
 2114 0d8a 03F18443 		add	r3, r3, #1107296256
 2115 0d8e 03F58403 		add	r3, r3, #4325376
 2116 0d92 0022     		movs	r2, #0
 2117 0d94 1A60     		str	r2, [r3]
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2118              		.loc 1 542 0
 2119 0d96 FFF7FEFF 		bl	HAL_GetTick
 2120 0d9a C7F8F801 		str	r0, [r7, #504]
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
ARM GAS  /tmp/ccgT8jMJ.s 			page 59


 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2121              		.loc 1 545 0
 2122 0d9e 09E0     		b	.L159
 2123              	.L170:
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2124              		.loc 1 547 0
 2125 0da0 FFF7FEFF 		bl	HAL_GetTick
 2126 0da4 0246     		mov	r2, r0
 2127 0da6 D7F8F831 		ldr	r3, [r7, #504]
 2128 0daa D31A     		subs	r3, r2, r3
 2129 0dac 022B     		cmp	r3, #2
 2130 0dae 01D9     		bls	.L159
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2131              		.loc 1 549 0
 2132 0db0 0323     		movs	r3, #3
 2133 0db2 D8E1     		b	.L19
 2134              	.L159:
 2135 0db4 07F17C03 		add	r3, r7, #124
 2136 0db8 4FF00072 		mov	r2, #33554432
 2137 0dbc 1A60     		str	r2, [r3]
 2138              	.LBB262:
 2139              	.LBB263:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2140              		.loc 2 531 0 discriminator 1
 2141 0dbe 07F17C03 		add	r3, r7, #124
 2142 0dc2 1B68     		ldr	r3, [r3]
 2143              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2144 0dc4 93FAA3F2 		rbit r2, r3
 2145              	@ 0 "" 2
 2146              		.thumb
 2147 0dc8 07F17803 		add	r3, r7, #120
 2148 0dcc 1A60     		str	r2, [r3]
 2149              		.loc 2 544 0 discriminator 1
 2150 0dce 07F17803 		add	r3, r7, #120
 2151 0dd2 1B68     		ldr	r3, [r3]
 2152              	.LBE263:
 2153              	.LBE262:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2154              		.loc 1 545 0 discriminator 1
 2155 0dd4 B3FA83F3 		clz	r3, r3
 2156 0dd8 DBB2     		uxtb	r3, r3
 2157 0dda 43F02003 		orr	r3, r3, #32
 2158 0dde DBB2     		uxtb	r3, r3
 2159 0de0 DBB2     		uxtb	r3, r3
 2160 0de2 5B09     		lsrs	r3, r3, #5
 2161 0de4 DBB2     		uxtb	r3, r3
 2162 0de6 012B     		cmp	r3, #1
 2163 0de8 02D1     		bne	.L161
 2164 0dea 1F4B     		ldr	r3, .L205
 2165 0dec 1B68     		ldr	r3, [r3]
 2166 0dee 3FE0     		b	.L162
 2167              	.L161:
 2168 0df0 07F17403 		add	r3, r7, #116
 2169 0df4 4FF00072 		mov	r2, #33554432
 2170 0df8 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccgT8jMJ.s 			page 60


 2171              	.LBB264:
 2172              	.LBB265:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2173              		.loc 2 531 0 discriminator 2
 2174 0dfa 07F17403 		add	r3, r7, #116
 2175 0dfe 1B68     		ldr	r3, [r3]
 2176              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2177 0e00 93FAA3F2 		rbit r2, r3
 2178              	@ 0 "" 2
 2179              		.thumb
 2180 0e04 07F17003 		add	r3, r7, #112
 2181 0e08 1A60     		str	r2, [r3]
 2182              		.loc 2 544 0 discriminator 2
 2183 0e0a 07F17003 		add	r3, r7, #112
 2184 0e0e 1B68     		ldr	r3, [r3]
 2185              	.LBE265:
 2186              	.LBE264:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2187              		.loc 1 545 0 discriminator 2
 2188 0e10 B3FA83F3 		clz	r3, r3
 2189 0e14 DBB2     		uxtb	r3, r3
 2190 0e16 43F02003 		orr	r3, r3, #32
 2191 0e1a DBB2     		uxtb	r3, r3
 2192 0e1c DBB2     		uxtb	r3, r3
 2193 0e1e 5B09     		lsrs	r3, r3, #5
 2194 0e20 DBB2     		uxtb	r3, r3
 2195 0e22 022B     		cmp	r3, #2
 2196 0e24 02D1     		bne	.L164
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2197              		.loc 1 545 0 is_stmt 0 discriminator 3
 2198 0e26 104B     		ldr	r3, .L205
 2199 0e28 1B6A     		ldr	r3, [r3, #32]
 2200 0e2a 21E0     		b	.L162
 2201              	.L164:
 2202 0e2c 07F16C03 		add	r3, r7, #108
 2203 0e30 4FF00072 		mov	r2, #33554432
 2204 0e34 1A60     		str	r2, [r3]
 2205              	.LBB266:
 2206              	.LBB267:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2207              		.loc 2 531 0 is_stmt 1 discriminator 4
 2208 0e36 07F16C03 		add	r3, r7, #108
 2209 0e3a 1B68     		ldr	r3, [r3]
 2210              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2211 0e3c 93FAA3F2 		rbit r2, r3
 2212              	@ 0 "" 2
 2213              		.thumb
 2214 0e40 07F16803 		add	r3, r7, #104
 2215 0e44 1A60     		str	r2, [r3]
 2216              		.loc 2 544 0 discriminator 4
 2217 0e46 07F16803 		add	r3, r7, #104
 2218 0e4a 1B68     		ldr	r3, [r3]
 2219              	.LBE267:
 2220              	.LBE266:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2221              		.loc 1 545 0 discriminator 4
 2222 0e4c B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 61


 2223 0e50 DBB2     		uxtb	r3, r3
 2224 0e52 43F02003 		orr	r3, r3, #32
 2225 0e56 DBB2     		uxtb	r3, r3
 2226 0e58 DBB2     		uxtb	r3, r3
 2227 0e5a 5B09     		lsrs	r3, r3, #5
 2228 0e5c DBB2     		uxtb	r3, r3
 2229 0e5e 042B     		cmp	r3, #4
 2230 0e60 04D1     		bne	.L167
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2231              		.loc 1 545 0 is_stmt 0 discriminator 5
 2232 0e62 014B     		ldr	r3, .L205
 2233 0e64 5B68     		ldr	r3, [r3, #4]
 2234 0e66 03E0     		b	.L162
 2235              	.L206:
 2236              		.align	2
 2237              	.L205:
 2238 0e68 00100240 		.word	1073876992
 2239              	.L167:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2240              		.loc 1 545 0 discriminator 6
 2241 0e6c BC4B     		ldr	r3, .L207
 2242 0e6e 5B6A     		ldr	r3, [r3, #36]
 2243              	.L162:
 2244 0e70 07F16402 		add	r2, r7, #100
 2245 0e74 4FF00071 		mov	r1, #33554432
 2246 0e78 1160     		str	r1, [r2]
 2247              	.LBB268:
 2248              	.LBB269:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2249              		.loc 2 531 0 is_stmt 1 discriminator 9
 2250 0e7a 07F16402 		add	r2, r7, #100
 2251 0e7e 1268     		ldr	r2, [r2]
 2252              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2253 0e80 92FAA2F1 		rbit r1, r2
 2254              	@ 0 "" 2
 2255              		.thumb
 2256 0e84 07F16002 		add	r2, r7, #96
 2257 0e88 1160     		str	r1, [r2]
 2258              		.loc 2 544 0 discriminator 9
 2259 0e8a 07F16002 		add	r2, r7, #96
 2260 0e8e 1268     		ldr	r2, [r2]
 2261              	.LBE269:
 2262              	.LBE268:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2263              		.loc 1 545 0 discriminator 9
 2264 0e90 B2FA82F2 		clz	r2, r2
 2265 0e94 D2B2     		uxtb	r2, r2
 2266 0e96 42F02002 		orr	r2, r2, #32
 2267 0e9a D2B2     		uxtb	r2, r2
 2268 0e9c D2B2     		uxtb	r2, r2
 2269 0e9e 02F01F02 		and	r2, r2, #31
 2270 0ea2 D340     		lsrs	r3, r3, r2
 2271 0ea4 03F00103 		and	r3, r3, #1
 2272 0ea8 002B     		cmp	r3, #0
 2273 0eaa 7FF479AF 		bne	.L170
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccgT8jMJ.s 			page 62


 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 2274              		.loc 1 560 0
 2275 0eae AC4B     		ldr	r3, .L207
 2276 0eb0 AB4A     		ldr	r2, .L207
 2277 0eb2 5268     		ldr	r2, [r2, #4]
 2278 0eb4 22F47411 		bic	r1, r2, #3997696
 2279 0eb8 3A1D     		adds	r2, r7, #4
 2280 0eba 1268     		ldr	r2, [r2]
 2281 0ebc 506A     		ldr	r0, [r2, #36]
 2282 0ebe 3A1D     		adds	r2, r7, #4
 2283 0ec0 1268     		ldr	r2, [r2]
 2284 0ec2 126A     		ldr	r2, [r2, #32]
 2285 0ec4 0243     		orrs	r2, r2, r0
 2286 0ec6 0A43     		orrs	r2, r2, r1
 2287 0ec8 5A60     		str	r2, [r3, #4]
 2288 0eca 07F15C03 		add	r3, r7, #92
 2289 0ece 4FF08072 		mov	r2, #16777216
 2290 0ed2 1A60     		str	r2, [r3]
 2291              	.LBB270:
 2292              	.LBB271:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2293              		.loc 2 531 0
 2294 0ed4 07F15C03 		add	r3, r7, #92
 2295 0ed8 1B68     		ldr	r3, [r3]
 2296              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2297 0eda 93FAA3F2 		rbit r2, r3
 2298              	@ 0 "" 2
 2299              		.thumb
 2300 0ede 07F15803 		add	r3, r7, #88
 2301 0ee2 1A60     		str	r2, [r3]
 2302              		.loc 2 544 0
 2303 0ee4 07F15803 		add	r3, r7, #88
 2304 0ee8 1B68     		ldr	r3, [r3]
 2305              	.LBE271:
 2306              	.LBE270:
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 2307              		.loc 1 564 0
 2308 0eea B3FA83F3 		clz	r3, r3
 2309 0eee 9B00     		lsls	r3, r3, #2
 2310 0ef0 03F18443 		add	r3, r3, #1107296256
 2311 0ef4 03F58403 		add	r3, r3, #4325376
 2312 0ef8 0122     		movs	r2, #1
 2313 0efa 1A60     		str	r2, [r3]
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /tmp/ccgT8jMJ.s 			page 63


 2314              		.loc 1 567 0
 2315 0efc FFF7FEFF 		bl	HAL_GetTick
 2316 0f00 C7F8F801 		str	r0, [r7, #504]
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 2317              		.loc 1 570 0
 2318 0f04 09E0     		b	.L172
 2319              	.L183:
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2320              		.loc 1 572 0
 2321 0f06 FFF7FEFF 		bl	HAL_GetTick
 2322 0f0a 0246     		mov	r2, r0
 2323 0f0c D7F8F831 		ldr	r3, [r7, #504]
 2324 0f10 D31A     		subs	r3, r2, r3
 2325 0f12 022B     		cmp	r3, #2
 2326 0f14 01D9     		bls	.L172
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2327              		.loc 1 574 0
 2328 0f16 0323     		movs	r3, #3
 2329 0f18 25E1     		b	.L19
 2330              	.L172:
 2331 0f1a 07F15403 		add	r3, r7, #84
 2332 0f1e 4FF00072 		mov	r2, #33554432
 2333 0f22 1A60     		str	r2, [r3]
 2334              	.LBB272:
 2335              	.LBB273:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2336              		.loc 2 531 0 discriminator 1
 2337 0f24 07F15403 		add	r3, r7, #84
 2338 0f28 1B68     		ldr	r3, [r3]
 2339              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2340 0f2a 93FAA3F2 		rbit r2, r3
 2341              	@ 0 "" 2
 2342              		.thumb
 2343 0f2e 07F15003 		add	r3, r7, #80
 2344 0f32 1A60     		str	r2, [r3]
 2345              		.loc 2 544 0 discriminator 1
 2346 0f34 07F15003 		add	r3, r7, #80
 2347 0f38 1B68     		ldr	r3, [r3]
 2348              	.LBE273:
 2349              	.LBE272:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2350              		.loc 1 570 0 discriminator 1
 2351 0f3a B3FA83F3 		clz	r3, r3
 2352 0f3e DBB2     		uxtb	r3, r3
 2353 0f40 43F02003 		orr	r3, r3, #32
 2354 0f44 DBB2     		uxtb	r3, r3
 2355 0f46 DBB2     		uxtb	r3, r3
 2356 0f48 5B09     		lsrs	r3, r3, #5
 2357 0f4a DBB2     		uxtb	r3, r3
 2358 0f4c 012B     		cmp	r3, #1
 2359 0f4e 02D1     		bne	.L174
 2360 0f50 834B     		ldr	r3, .L207
 2361 0f52 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccgT8jMJ.s 			page 64


 2362 0f54 3DE0     		b	.L175
 2363              	.L174:
 2364 0f56 07F14C03 		add	r3, r7, #76
 2365 0f5a 4FF00072 		mov	r2, #33554432
 2366 0f5e 1A60     		str	r2, [r3]
 2367              	.LBB274:
 2368              	.LBB275:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2369              		.loc 2 531 0 discriminator 2
 2370 0f60 07F14C03 		add	r3, r7, #76
 2371 0f64 1B68     		ldr	r3, [r3]
 2372              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2373 0f66 93FAA3F2 		rbit r2, r3
 2374              	@ 0 "" 2
 2375              		.thumb
 2376 0f6a 07F14803 		add	r3, r7, #72
 2377 0f6e 1A60     		str	r2, [r3]
 2378              		.loc 2 544 0 discriminator 2
 2379 0f70 07F14803 		add	r3, r7, #72
 2380 0f74 1B68     		ldr	r3, [r3]
 2381              	.LBE275:
 2382              	.LBE274:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2383              		.loc 1 570 0 discriminator 2
 2384 0f76 B3FA83F3 		clz	r3, r3
 2385 0f7a DBB2     		uxtb	r3, r3
 2386 0f7c 43F02003 		orr	r3, r3, #32
 2387 0f80 DBB2     		uxtb	r3, r3
 2388 0f82 DBB2     		uxtb	r3, r3
 2389 0f84 5B09     		lsrs	r3, r3, #5
 2390 0f86 DBB2     		uxtb	r3, r3
 2391 0f88 022B     		cmp	r3, #2
 2392 0f8a 02D1     		bne	.L177
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2393              		.loc 1 570 0 is_stmt 0 discriminator 3
 2394 0f8c 744B     		ldr	r3, .L207
 2395 0f8e 1B6A     		ldr	r3, [r3, #32]
 2396 0f90 1FE0     		b	.L175
 2397              	.L177:
 2398 0f92 07F14403 		add	r3, r7, #68
 2399 0f96 4FF00072 		mov	r2, #33554432
 2400 0f9a 1A60     		str	r2, [r3]
 2401              	.LBB276:
 2402              	.LBB277:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2403              		.loc 2 531 0 is_stmt 1 discriminator 4
 2404 0f9c 07F14403 		add	r3, r7, #68
 2405 0fa0 1B68     		ldr	r3, [r3]
 2406              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2407 0fa2 93FAA3F2 		rbit r2, r3
 2408              	@ 0 "" 2
 2409              		.thumb
 2410 0fa6 07F14003 		add	r3, r7, #64
 2411 0faa 1A60     		str	r2, [r3]
 2412              		.loc 2 544 0 discriminator 4
 2413 0fac 07F14003 		add	r3, r7, #64
 2414 0fb0 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccgT8jMJ.s 			page 65


 2415              	.LBE277:
 2416              	.LBE276:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2417              		.loc 1 570 0 discriminator 4
 2418 0fb2 B3FA83F3 		clz	r3, r3
 2419 0fb6 DBB2     		uxtb	r3, r3
 2420 0fb8 43F02003 		orr	r3, r3, #32
 2421 0fbc DBB2     		uxtb	r3, r3
 2422 0fbe DBB2     		uxtb	r3, r3
 2423 0fc0 5B09     		lsrs	r3, r3, #5
 2424 0fc2 DBB2     		uxtb	r3, r3
 2425 0fc4 042B     		cmp	r3, #4
 2426 0fc6 02D1     		bne	.L180
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2427              		.loc 1 570 0 is_stmt 0 discriminator 5
 2428 0fc8 654B     		ldr	r3, .L207
 2429 0fca 5B68     		ldr	r3, [r3, #4]
 2430 0fcc 01E0     		b	.L175
 2431              	.L180:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2432              		.loc 1 570 0 discriminator 6
 2433 0fce 644B     		ldr	r3, .L207
 2434 0fd0 5B6A     		ldr	r3, [r3, #36]
 2435              	.L175:
 2436 0fd2 07F13C02 		add	r2, r7, #60
 2437 0fd6 4FF00071 		mov	r1, #33554432
 2438 0fda 1160     		str	r1, [r2]
 2439              	.LBB278:
 2440              	.LBB279:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2441              		.loc 2 531 0 is_stmt 1 discriminator 9
 2442 0fdc 07F13C02 		add	r2, r7, #60
 2443 0fe0 1268     		ldr	r2, [r2]
 2444              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2445 0fe2 92FAA2F1 		rbit r1, r2
 2446              	@ 0 "" 2
 2447              		.thumb
 2448 0fe6 07F13802 		add	r2, r7, #56
 2449 0fea 1160     		str	r1, [r2]
 2450              		.loc 2 544 0 discriminator 9
 2451 0fec 07F13802 		add	r2, r7, #56
 2452 0ff0 1268     		ldr	r2, [r2]
 2453              	.LBE279:
 2454              	.LBE278:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2455              		.loc 1 570 0 discriminator 9
 2456 0ff2 B2FA82F2 		clz	r2, r2
 2457 0ff6 D2B2     		uxtb	r2, r2
 2458 0ff8 42F02002 		orr	r2, r2, #32
 2459 0ffc D2B2     		uxtb	r2, r2
 2460 0ffe D2B2     		uxtb	r2, r2
 2461 1000 02F01F02 		and	r2, r2, #31
 2462 1004 D340     		lsrs	r3, r3, r2
 2463 1006 03F00103 		and	r3, r3, #1
 2464 100a 002B     		cmp	r3, #0
 2465 100c 3FF47BAF 		beq	.L183
 2466 1010 A8E0     		b	.L155
ARM GAS  /tmp/ccgT8jMJ.s 			page 66


 2467              	.L157:
 2468 1012 07F13403 		add	r3, r7, #52
 2469 1016 4FF08072 		mov	r2, #16777216
 2470 101a 1A60     		str	r2, [r3]
 2471              	.LBB280:
 2472              	.LBB281:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2473              		.loc 2 531 0
 2474 101c 07F13403 		add	r3, r7, #52
 2475 1020 1B68     		ldr	r3, [r3]
 2476              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2477 1022 93FAA3F2 		rbit r2, r3
 2478              	@ 0 "" 2
 2479              		.thumb
 2480 1026 07F13003 		add	r3, r7, #48
 2481 102a 1A60     		str	r2, [r3]
 2482              		.loc 2 544 0
 2483 102c 07F13003 		add	r3, r7, #48
 2484 1030 1B68     		ldr	r3, [r3]
 2485              	.LBE281:
 2486              	.LBE280:
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2487              		.loc 1 581 0
 2488 1032 B3FA83F3 		clz	r3, r3
 2489 1036 9B00     		lsls	r3, r3, #2
 2490 1038 03F18443 		add	r3, r3, #1107296256
 2491 103c 03F58403 		add	r3, r3, #4325376
 2492 1040 0022     		movs	r2, #0
 2493 1042 1A60     		str	r2, [r3]
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2494              		.loc 1 584 0
 2495 1044 FFF7FEFF 		bl	HAL_GetTick
 2496 1048 C7F8F801 		str	r0, [r7, #504]
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2497              		.loc 1 587 0
 2498 104c 09E0     		b	.L185
 2499              	.L196:
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2500              		.loc 1 589 0
 2501 104e FFF7FEFF 		bl	HAL_GetTick
 2502 1052 0246     		mov	r2, r0
 2503 1054 D7F8F831 		ldr	r3, [r7, #504]
 2504 1058 D31A     		subs	r3, r2, r3
 2505 105a 022B     		cmp	r3, #2
 2506 105c 01D9     		bls	.L185
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccgT8jMJ.s 			page 67


 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2507              		.loc 1 591 0
 2508 105e 0323     		movs	r3, #3
 2509 1060 81E0     		b	.L19
 2510              	.L185:
 2511 1062 07F12C03 		add	r3, r7, #44
 2512 1066 4FF00072 		mov	r2, #33554432
 2513 106a 1A60     		str	r2, [r3]
 2514              	.LBB282:
 2515              	.LBB283:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2516              		.loc 2 531 0 discriminator 1
 2517 106c 07F12C03 		add	r3, r7, #44
 2518 1070 1B68     		ldr	r3, [r3]
 2519              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2520 1072 93FAA3F2 		rbit r2, r3
 2521              	@ 0 "" 2
 2522              		.thumb
 2523 1076 07F12803 		add	r3, r7, #40
 2524 107a 1A60     		str	r2, [r3]
 2525              		.loc 2 544 0 discriminator 1
 2526 107c 07F12803 		add	r3, r7, #40
 2527 1080 1B68     		ldr	r3, [r3]
 2528              	.LBE283:
 2529              	.LBE282:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2530              		.loc 1 587 0 discriminator 1
 2531 1082 B3FA83F3 		clz	r3, r3
 2532 1086 DBB2     		uxtb	r3, r3
 2533 1088 43F02003 		orr	r3, r3, #32
 2534 108c DBB2     		uxtb	r3, r3
 2535 108e DBB2     		uxtb	r3, r3
 2536 1090 5B09     		lsrs	r3, r3, #5
 2537 1092 DBB2     		uxtb	r3, r3
 2538 1094 012B     		cmp	r3, #1
 2539 1096 02D1     		bne	.L187
 2540 1098 314B     		ldr	r3, .L207
 2541 109a 1B68     		ldr	r3, [r3]
 2542 109c 3DE0     		b	.L188
 2543              	.L187:
 2544 109e 07F12403 		add	r3, r7, #36
 2545 10a2 4FF00072 		mov	r2, #33554432
 2546 10a6 1A60     		str	r2, [r3]
 2547              	.LBB284:
 2548              	.LBB285:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2549              		.loc 2 531 0 discriminator 2
 2550 10a8 07F12403 		add	r3, r7, #36
 2551 10ac 1B68     		ldr	r3, [r3]
 2552              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2553 10ae 93FAA3F2 		rbit r2, r3
 2554              	@ 0 "" 2
 2555              		.thumb
 2556 10b2 07F12003 		add	r3, r7, #32
 2557 10b6 1A60     		str	r2, [r3]
 2558              		.loc 2 544 0 discriminator 2
 2559 10b8 07F12003 		add	r3, r7, #32
ARM GAS  /tmp/ccgT8jMJ.s 			page 68


 2560 10bc 1B68     		ldr	r3, [r3]
 2561              	.LBE285:
 2562              	.LBE284:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2563              		.loc 1 587 0 discriminator 2
 2564 10be B3FA83F3 		clz	r3, r3
 2565 10c2 DBB2     		uxtb	r3, r3
 2566 10c4 43F02003 		orr	r3, r3, #32
 2567 10c8 DBB2     		uxtb	r3, r3
 2568 10ca DBB2     		uxtb	r3, r3
 2569 10cc 5B09     		lsrs	r3, r3, #5
 2570 10ce DBB2     		uxtb	r3, r3
 2571 10d0 022B     		cmp	r3, #2
 2572 10d2 02D1     		bne	.L190
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2573              		.loc 1 587 0 is_stmt 0 discriminator 3
 2574 10d4 224B     		ldr	r3, .L207
 2575 10d6 1B6A     		ldr	r3, [r3, #32]
 2576 10d8 1FE0     		b	.L188
 2577              	.L190:
 2578 10da 07F11C03 		add	r3, r7, #28
 2579 10de 4FF00072 		mov	r2, #33554432
 2580 10e2 1A60     		str	r2, [r3]
 2581              	.LBB286:
 2582              	.LBB287:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2583              		.loc 2 531 0 is_stmt 1 discriminator 4
 2584 10e4 07F11C03 		add	r3, r7, #28
 2585 10e8 1B68     		ldr	r3, [r3]
 2586              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2587 10ea 93FAA3F2 		rbit r2, r3
 2588              	@ 0 "" 2
 2589              		.thumb
 2590 10ee 07F11803 		add	r3, r7, #24
 2591 10f2 1A60     		str	r2, [r3]
 2592              		.loc 2 544 0 discriminator 4
 2593 10f4 07F11803 		add	r3, r7, #24
 2594 10f8 1B68     		ldr	r3, [r3]
 2595              	.LBE287:
 2596              	.LBE286:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2597              		.loc 1 587 0 discriminator 4
 2598 10fa B3FA83F3 		clz	r3, r3
 2599 10fe DBB2     		uxtb	r3, r3
 2600 1100 43F02003 		orr	r3, r3, #32
 2601 1104 DBB2     		uxtb	r3, r3
 2602 1106 DBB2     		uxtb	r3, r3
 2603 1108 5B09     		lsrs	r3, r3, #5
 2604 110a DBB2     		uxtb	r3, r3
 2605 110c 042B     		cmp	r3, #4
 2606 110e 02D1     		bne	.L193
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2607              		.loc 1 587 0 is_stmt 0 discriminator 5
 2608 1110 134B     		ldr	r3, .L207
 2609 1112 5B68     		ldr	r3, [r3, #4]
 2610 1114 01E0     		b	.L188
 2611              	.L193:
ARM GAS  /tmp/ccgT8jMJ.s 			page 69


 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2612              		.loc 1 587 0 discriminator 6
 2613 1116 124B     		ldr	r3, .L207
 2614 1118 5B6A     		ldr	r3, [r3, #36]
 2615              	.L188:
 2616 111a 07F11402 		add	r2, r7, #20
 2617 111e 4FF00071 		mov	r1, #33554432
 2618 1122 1160     		str	r1, [r2]
 2619              	.LBB288:
 2620              	.LBB289:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2621              		.loc 2 531 0 is_stmt 1 discriminator 9
 2622 1124 07F11402 		add	r2, r7, #20
 2623 1128 1268     		ldr	r2, [r2]
 2624              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2625 112a 92FAA2F1 		rbit r1, r2
 2626              	@ 0 "" 2
 2627              		.thumb
 2628 112e 07F11002 		add	r2, r7, #16
 2629 1132 1160     		str	r1, [r2]
 2630              		.loc 2 544 0 discriminator 9
 2631 1134 07F11002 		add	r2, r7, #16
 2632 1138 1268     		ldr	r2, [r2]
 2633              	.LBE289:
 2634              	.LBE288:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2635              		.loc 1 587 0 discriminator 9
 2636 113a B2FA82F2 		clz	r2, r2
 2637 113e D2B2     		uxtb	r2, r2
 2638 1140 42F02002 		orr	r2, r2, #32
 2639 1144 D2B2     		uxtb	r2, r2
 2640 1146 D2B2     		uxtb	r2, r2
 2641 1148 02F01F02 		and	r2, r2, #31
 2642 114c D340     		lsrs	r3, r3, r2
 2643 114e 03F00103 		and	r3, r3, #1
 2644 1152 002B     		cmp	r3, #0
 2645 1154 7FF47BAF 		bne	.L196
 2646 1158 04E0     		b	.L155
 2647              	.L156:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2648              		.loc 1 598 0
 2649 115a 0123     		movs	r3, #1
 2650 115c 03E0     		b	.L19
 2651              	.L208:
 2652 115e 00BF     		.align	2
 2653              	.L207:
 2654 1160 00100240 		.word	1073876992
 2655              	.L155:
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
ARM GAS  /tmp/ccgT8jMJ.s 			page 70


 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 2656              		.loc 1 602 0
 2657 1164 0023     		movs	r3, #0
 2658              	.L19:
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2659              		.loc 1 603 0
 2660 1166 1846     		mov	r0, r3
 2661 1168 07F50077 		add	r7, r7, #512
 2662 116c BD46     		mov	sp, r7
 2663              		@ sp needed
 2664 116e 80BD     		pop	{r7, pc}
 2665              		.cfi_endproc
 2666              	.LFE126:
 2668              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2669              		.align	2
 2670              		.global	HAL_RCC_ClockConfig
 2671              		.thumb
 2672              		.thumb_func
 2674              	HAL_RCC_ClockConfig:
 2675              	.LFB127:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2676              		.loc 1 629 0
 2677              		.cfi_startproc
 2678              		@ args = 0, pretend = 0, frame = 120
 2679              		@ frame_needed = 1, uses_anonymous_args = 0
 2680 0000 80B5     		push	{r7, lr}
 2681              	.LCFI5:
 2682              		.cfi_def_cfa_offset 8
 2683              		.cfi_offset 7, -8
 2684              		.cfi_offset 14, -4
 2685 0002 9EB0     		sub	sp, sp, #120
 2686              	.LCFI6:
ARM GAS  /tmp/ccgT8jMJ.s 			page 71


 2687              		.cfi_def_cfa_offset 128
 2688 0004 00AF     		add	r7, sp, #0
 2689              	.LCFI7:
 2690              		.cfi_def_cfa_register 7
 2691 0006 7860     		str	r0, [r7, #4]
 2692 0008 3960     		str	r1, [r7]
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
 2693              		.loc 1 630 0
 2694 000a 0023     		movs	r3, #0
 2695 000c 7B67     		str	r3, [r7, #116]
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 2696              		.loc 1 642 0
 2697 000e A34B     		ldr	r3, .L259
 2698 0010 1B68     		ldr	r3, [r3]
 2699 0012 03F00702 		and	r2, r3, #7
 2700 0016 3B68     		ldr	r3, [r7]
 2701 0018 9A42     		cmp	r2, r3
 2702 001a 10D2     		bcs	.L210
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2703              		.loc 1 645 0
 2704 001c 9F4B     		ldr	r3, .L259
 2705 001e 9F4A     		ldr	r2, .L259
 2706 0020 1268     		ldr	r2, [r2]
 2707 0022 22F00701 		bic	r1, r2, #7
 2708 0026 3A68     		ldr	r2, [r7]
 2709 0028 0A43     		orrs	r2, r2, r1
 2710 002a 1A60     		str	r2, [r3]
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2711              		.loc 1 649 0
 2712 002c 9B4B     		ldr	r3, .L259
 2713 002e 1B68     		ldr	r3, [r3]
 2714 0030 03F00702 		and	r2, r3, #7
 2715 0034 3B68     		ldr	r3, [r7]
 2716 0036 9A42     		cmp	r2, r3
 2717 0038 01D0     		beq	.L210
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2718              		.loc 1 651 0
 2719 003a 0123     		movs	r3, #1
 2720 003c D0E1     		b	.L211
 2721              	.L210:
ARM GAS  /tmp/ccgT8jMJ.s 			page 72


 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2722              		.loc 1 656 0
 2723 003e 7B68     		ldr	r3, [r7, #4]
 2724 0040 1B68     		ldr	r3, [r3]
 2725 0042 03F00203 		and	r3, r3, #2
 2726 0046 002B     		cmp	r3, #0
 2727 0048 08D0     		beq	.L212
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2728              		.loc 1 659 0
 2729 004a 954B     		ldr	r3, .L259+4
 2730 004c 944A     		ldr	r2, .L259+4
 2731 004e 5268     		ldr	r2, [r2, #4]
 2732 0050 22F0F001 		bic	r1, r2, #240
 2733 0054 7A68     		ldr	r2, [r7, #4]
 2734 0056 9268     		ldr	r2, [r2, #8]
 2735 0058 0A43     		orrs	r2, r2, r1
 2736 005a 5A60     		str	r2, [r3, #4]
 2737              	.L212:
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2738              		.loc 1 663 0
 2739 005c 7B68     		ldr	r3, [r7, #4]
 2740 005e 1B68     		ldr	r3, [r3]
 2741 0060 03F00103 		and	r3, r3, #1
 2742 0064 002B     		cmp	r3, #0
 2743 0066 00F06981 		beq	.L213
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2744              		.loc 1 668 0
 2745 006a 7B68     		ldr	r3, [r7, #4]
 2746 006c 5B68     		ldr	r3, [r3, #4]
 2747 006e 012B     		cmp	r3, #1
 2748 0070 5CD1     		bne	.L214
 2749 0072 4FF40033 		mov	r3, #131072
 2750 0076 3B67     		str	r3, [r7, #112]
 2751              	.LBB290:
 2752              	.LBB291:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2753              		.loc 2 531 0
 2754 0078 3B6F     		ldr	r3, [r7, #112]
 2755              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2756 007a 93FAA3F3 		rbit r3, r3
 2757              	@ 0 "" 2
 2758              		.thumb
 2759 007e FB66     		str	r3, [r7, #108]
 2760              		.loc 2 544 0
ARM GAS  /tmp/ccgT8jMJ.s 			page 73


 2761 0080 FB6E     		ldr	r3, [r7, #108]
 2762              	.LBE291:
 2763              	.LBE290:
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2764              		.loc 1 671 0
 2765 0082 B3FA83F3 		clz	r3, r3
 2766 0086 DBB2     		uxtb	r3, r3
 2767 0088 43F02003 		orr	r3, r3, #32
 2768 008c DBB2     		uxtb	r3, r3
 2769 008e DBB2     		uxtb	r3, r3
 2770 0090 5B09     		lsrs	r3, r3, #5
 2771 0092 DBB2     		uxtb	r3, r3
 2772 0094 012B     		cmp	r3, #1
 2773 0096 02D1     		bne	.L216
 2774              		.loc 1 671 0 is_stmt 0 discriminator 1
 2775 0098 814B     		ldr	r3, .L259+4
 2776 009a 1B68     		ldr	r3, [r3]
 2777 009c 2DE0     		b	.L217
 2778              	.L216:
 2779 009e 4FF40033 		mov	r3, #131072
 2780 00a2 BB66     		str	r3, [r7, #104]
 2781              	.LBB292:
 2782              	.LBB293:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2783              		.loc 2 531 0 is_stmt 1 discriminator 2
 2784 00a4 BB6E     		ldr	r3, [r7, #104]
 2785              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2786 00a6 93FAA3F3 		rbit r3, r3
 2787              	@ 0 "" 2
 2788              		.thumb
 2789 00aa 7B66     		str	r3, [r7, #100]
 2790              		.loc 2 544 0 discriminator 2
 2791 00ac 7B6E     		ldr	r3, [r7, #100]
 2792              	.LBE293:
 2793              	.LBE292:
 2794              		.loc 1 671 0 discriminator 2
 2795 00ae B3FA83F3 		clz	r3, r3
 2796 00b2 DBB2     		uxtb	r3, r3
 2797 00b4 43F02003 		orr	r3, r3, #32
 2798 00b8 DBB2     		uxtb	r3, r3
 2799 00ba DBB2     		uxtb	r3, r3
 2800 00bc 5B09     		lsrs	r3, r3, #5
 2801 00be DBB2     		uxtb	r3, r3
 2802 00c0 022B     		cmp	r3, #2
 2803 00c2 02D1     		bne	.L219
 2804              		.loc 1 671 0 is_stmt 0 discriminator 3
 2805 00c4 764B     		ldr	r3, .L259+4
 2806 00c6 1B6A     		ldr	r3, [r3, #32]
 2807 00c8 17E0     		b	.L217
 2808              	.L219:
 2809 00ca 4FF40033 		mov	r3, #131072
 2810 00ce 3B66     		str	r3, [r7, #96]
 2811              	.LBB294:
 2812              	.LBB295:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccgT8jMJ.s 			page 74


 2813              		.loc 2 531 0 is_stmt 1 discriminator 4
 2814 00d0 3B6E     		ldr	r3, [r7, #96]
 2815              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2816 00d2 93FAA3F3 		rbit r3, r3
 2817              	@ 0 "" 2
 2818              		.thumb
 2819 00d6 FB65     		str	r3, [r7, #92]
 2820              		.loc 2 544 0 discriminator 4
 2821 00d8 FB6D     		ldr	r3, [r7, #92]
 2822              	.LBE295:
 2823              	.LBE294:
 2824              		.loc 1 671 0 discriminator 4
 2825 00da B3FA83F3 		clz	r3, r3
 2826 00de DBB2     		uxtb	r3, r3
 2827 00e0 43F02003 		orr	r3, r3, #32
 2828 00e4 DBB2     		uxtb	r3, r3
 2829 00e6 DBB2     		uxtb	r3, r3
 2830 00e8 5B09     		lsrs	r3, r3, #5
 2831 00ea DBB2     		uxtb	r3, r3
 2832 00ec 042B     		cmp	r3, #4
 2833 00ee 02D1     		bne	.L222
 2834              		.loc 1 671 0 is_stmt 0 discriminator 5
 2835 00f0 6B4B     		ldr	r3, .L259+4
 2836 00f2 5B68     		ldr	r3, [r3, #4]
 2837 00f4 01E0     		b	.L217
 2838              	.L222:
 2839              		.loc 1 671 0 discriminator 6
 2840 00f6 6A4B     		ldr	r3, .L259+4
 2841 00f8 5B6A     		ldr	r3, [r3, #36]
 2842              	.L217:
 2843 00fa 4FF40032 		mov	r2, #131072
 2844 00fe BA65     		str	r2, [r7, #88]
 2845              	.LBB296:
 2846              	.LBB297:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2847              		.loc 2 531 0 is_stmt 1 discriminator 9
 2848 0100 BA6D     		ldr	r2, [r7, #88]
 2849              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2850 0102 92FAA2F2 		rbit r2, r2
 2851              	@ 0 "" 2
 2852              		.thumb
 2853 0106 7A65     		str	r2, [r7, #84]
 2854              		.loc 2 544 0 discriminator 9
 2855 0108 7A6D     		ldr	r2, [r7, #84]
 2856              	.LBE297:
 2857              	.LBE296:
 2858              		.loc 1 671 0 discriminator 9
 2859 010a B2FA82F2 		clz	r2, r2
 2860 010e D2B2     		uxtb	r2, r2
 2861 0110 42F02002 		orr	r2, r2, #32
 2862 0114 D2B2     		uxtb	r2, r2
 2863 0116 D2B2     		uxtb	r2, r2
 2864 0118 02F01F02 		and	r2, r2, #31
 2865 011c D340     		lsrs	r3, r3, r2
 2866 011e 03F00103 		and	r3, r3, #1
 2867 0122 002B     		cmp	r3, #0
 2868 0124 40F0BE80 		bne	.L225
ARM GAS  /tmp/ccgT8jMJ.s 			page 75


 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2869              		.loc 1 673 0
 2870 0128 0123     		movs	r3, #1
 2871 012a 59E1     		b	.L211
 2872              	.L214:
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2873              		.loc 1 677 0
 2874 012c 7B68     		ldr	r3, [r7, #4]
 2875 012e 5B68     		ldr	r3, [r3, #4]
 2876 0130 022B     		cmp	r3, #2
 2877 0132 5BD1     		bne	.L226
 2878 0134 4FF00073 		mov	r3, #33554432
 2879 0138 3B65     		str	r3, [r7, #80]
 2880              	.LBB298:
 2881              	.LBB299:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2882              		.loc 2 531 0
 2883 013a 3B6D     		ldr	r3, [r7, #80]
 2884              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2885 013c 93FAA3F3 		rbit r3, r3
 2886              	@ 0 "" 2
 2887              		.thumb
 2888 0140 FB64     		str	r3, [r7, #76]
 2889              		.loc 2 544 0
 2890 0142 FB6C     		ldr	r3, [r7, #76]
 2891              	.LBE299:
 2892              	.LBE298:
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 2893              		.loc 1 680 0
 2894 0144 B3FA83F3 		clz	r3, r3
 2895 0148 DBB2     		uxtb	r3, r3
 2896 014a 43F02003 		orr	r3, r3, #32
 2897 014e DBB2     		uxtb	r3, r3
 2898 0150 DBB2     		uxtb	r3, r3
 2899 0152 5B09     		lsrs	r3, r3, #5
 2900 0154 DBB2     		uxtb	r3, r3
 2901 0156 012B     		cmp	r3, #1
 2902 0158 02D1     		bne	.L228
 2903              		.loc 1 680 0 is_stmt 0 discriminator 1
 2904 015a 514B     		ldr	r3, .L259+4
 2905 015c 1B68     		ldr	r3, [r3]
 2906 015e 2DE0     		b	.L229
 2907              	.L228:
 2908 0160 4FF00073 		mov	r3, #33554432
 2909 0164 BB64     		str	r3, [r7, #72]
 2910              	.LBB300:
 2911              	.LBB301:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2912              		.loc 2 531 0 is_stmt 1 discriminator 2
 2913 0166 BB6C     		ldr	r3, [r7, #72]
 2914              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccgT8jMJ.s 			page 76


 2915 0168 93FAA3F3 		rbit r3, r3
 2916              	@ 0 "" 2
 2917              		.thumb
 2918 016c 7B64     		str	r3, [r7, #68]
 2919              		.loc 2 544 0 discriminator 2
 2920 016e 7B6C     		ldr	r3, [r7, #68]
 2921              	.LBE301:
 2922              	.LBE300:
 2923              		.loc 1 680 0 discriminator 2
 2924 0170 B3FA83F3 		clz	r3, r3
 2925 0174 DBB2     		uxtb	r3, r3
 2926 0176 43F02003 		orr	r3, r3, #32
 2927 017a DBB2     		uxtb	r3, r3
 2928 017c DBB2     		uxtb	r3, r3
 2929 017e 5B09     		lsrs	r3, r3, #5
 2930 0180 DBB2     		uxtb	r3, r3
 2931 0182 022B     		cmp	r3, #2
 2932 0184 02D1     		bne	.L231
 2933              		.loc 1 680 0 is_stmt 0 discriminator 3
 2934 0186 464B     		ldr	r3, .L259+4
 2935 0188 1B6A     		ldr	r3, [r3, #32]
 2936 018a 17E0     		b	.L229
 2937              	.L231:
 2938 018c 4FF00073 		mov	r3, #33554432
 2939 0190 3B64     		str	r3, [r7, #64]
 2940              	.LBB302:
 2941              	.LBB303:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2942              		.loc 2 531 0 is_stmt 1 discriminator 4
 2943 0192 3B6C     		ldr	r3, [r7, #64]
 2944              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2945 0194 93FAA3F3 		rbit r3, r3
 2946              	@ 0 "" 2
 2947              		.thumb
 2948 0198 FB63     		str	r3, [r7, #60]
 2949              		.loc 2 544 0 discriminator 4
 2950 019a FB6B     		ldr	r3, [r7, #60]
 2951              	.LBE303:
 2952              	.LBE302:
 2953              		.loc 1 680 0 discriminator 4
 2954 019c B3FA83F3 		clz	r3, r3
 2955 01a0 DBB2     		uxtb	r3, r3
 2956 01a2 43F02003 		orr	r3, r3, #32
 2957 01a6 DBB2     		uxtb	r3, r3
 2958 01a8 DBB2     		uxtb	r3, r3
 2959 01aa 5B09     		lsrs	r3, r3, #5
 2960 01ac DBB2     		uxtb	r3, r3
 2961 01ae 042B     		cmp	r3, #4
 2962 01b0 02D1     		bne	.L234
 2963              		.loc 1 680 0 is_stmt 0 discriminator 5
 2964 01b2 3B4B     		ldr	r3, .L259+4
 2965 01b4 5B68     		ldr	r3, [r3, #4]
 2966 01b6 01E0     		b	.L229
 2967              	.L234:
 2968              		.loc 1 680 0 discriminator 6
 2969 01b8 394B     		ldr	r3, .L259+4
 2970 01ba 5B6A     		ldr	r3, [r3, #36]
ARM GAS  /tmp/ccgT8jMJ.s 			page 77


 2971              	.L229:
 2972 01bc 4FF00072 		mov	r2, #33554432
 2973 01c0 BA63     		str	r2, [r7, #56]
 2974              	.LBB304:
 2975              	.LBB305:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2976              		.loc 2 531 0 is_stmt 1 discriminator 9
 2977 01c2 BA6B     		ldr	r2, [r7, #56]
 2978              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2979 01c4 92FAA2F2 		rbit r2, r2
 2980              	@ 0 "" 2
 2981              		.thumb
 2982 01c8 7A63     		str	r2, [r7, #52]
 2983              		.loc 2 544 0 discriminator 9
 2984 01ca 7A6B     		ldr	r2, [r7, #52]
 2985              	.LBE305:
 2986              	.LBE304:
 2987              		.loc 1 680 0 discriminator 9
 2988 01cc B2FA82F2 		clz	r2, r2
 2989 01d0 D2B2     		uxtb	r2, r2
 2990 01d2 42F02002 		orr	r2, r2, #32
 2991 01d6 D2B2     		uxtb	r2, r2
 2992 01d8 D2B2     		uxtb	r2, r2
 2993 01da 02F01F02 		and	r2, r2, #31
 2994 01de D340     		lsrs	r3, r3, r2
 2995 01e0 03F00103 		and	r3, r3, #1
 2996 01e4 002B     		cmp	r3, #0
 2997 01e6 5DD1     		bne	.L225
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2998              		.loc 1 682 0
 2999 01e8 0123     		movs	r3, #1
 3000 01ea F9E0     		b	.L211
 3001              	.L226:
 3002 01ec 0223     		movs	r3, #2
 3003 01ee 3B63     		str	r3, [r7, #48]
 3004              	.LBB306:
 3005              	.LBB307:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3006              		.loc 2 531 0
 3007 01f0 3B6B     		ldr	r3, [r7, #48]
 3008              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3009 01f2 93FAA3F3 		rbit r3, r3
 3010              	@ 0 "" 2
 3011              		.thumb
 3012 01f6 FB62     		str	r3, [r7, #44]
 3013              		.loc 2 544 0
 3014 01f8 FB6A     		ldr	r3, [r7, #44]
 3015              	.LBE307:
 3016              	.LBE306:
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
ARM GAS  /tmp/ccgT8jMJ.s 			page 78


 3017              		.loc 1 689 0
 3018 01fa B3FA83F3 		clz	r3, r3
 3019 01fe DBB2     		uxtb	r3, r3
 3020 0200 43F02003 		orr	r3, r3, #32
 3021 0204 DBB2     		uxtb	r3, r3
 3022 0206 DBB2     		uxtb	r3, r3
 3023 0208 5B09     		lsrs	r3, r3, #5
 3024 020a DBB2     		uxtb	r3, r3
 3025 020c 012B     		cmp	r3, #1
 3026 020e 02D1     		bne	.L238
 3027              		.loc 1 689 0 is_stmt 0 discriminator 1
 3028 0210 234B     		ldr	r3, .L259+4
 3029 0212 1B68     		ldr	r3, [r3]
 3030 0214 2BE0     		b	.L239
 3031              	.L238:
 3032 0216 0223     		movs	r3, #2
 3033 0218 BB62     		str	r3, [r7, #40]
 3034              	.LBB308:
 3035              	.LBB309:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3036              		.loc 2 531 0 is_stmt 1 discriminator 2
 3037 021a BB6A     		ldr	r3, [r7, #40]
 3038              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3039 021c 93FAA3F3 		rbit r3, r3
 3040              	@ 0 "" 2
 3041              		.thumb
 3042 0220 7B62     		str	r3, [r7, #36]
 3043              		.loc 2 544 0 discriminator 2
 3044 0222 7B6A     		ldr	r3, [r7, #36]
 3045              	.LBE309:
 3046              	.LBE308:
 3047              		.loc 1 689 0 discriminator 2
 3048 0224 B3FA83F3 		clz	r3, r3
 3049 0228 DBB2     		uxtb	r3, r3
 3050 022a 43F02003 		orr	r3, r3, #32
 3051 022e DBB2     		uxtb	r3, r3
 3052 0230 DBB2     		uxtb	r3, r3
 3053 0232 5B09     		lsrs	r3, r3, #5
 3054 0234 DBB2     		uxtb	r3, r3
 3055 0236 022B     		cmp	r3, #2
 3056 0238 02D1     		bne	.L241
 3057              		.loc 1 689 0 is_stmt 0 discriminator 3
 3058 023a 194B     		ldr	r3, .L259+4
 3059 023c 1B6A     		ldr	r3, [r3, #32]
 3060 023e 16E0     		b	.L239
 3061              	.L241:
 3062 0240 0223     		movs	r3, #2
 3063 0242 3B62     		str	r3, [r7, #32]
 3064              	.LBB310:
 3065              	.LBB311:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3066              		.loc 2 531 0 is_stmt 1 discriminator 4
 3067 0244 3B6A     		ldr	r3, [r7, #32]
 3068              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3069 0246 93FAA3F3 		rbit r3, r3
 3070              	@ 0 "" 2
 3071              		.thumb
ARM GAS  /tmp/ccgT8jMJ.s 			page 79


 3072 024a FB61     		str	r3, [r7, #28]
 3073              		.loc 2 544 0 discriminator 4
 3074 024c FB69     		ldr	r3, [r7, #28]
 3075              	.LBE311:
 3076              	.LBE310:
 3077              		.loc 1 689 0 discriminator 4
 3078 024e B3FA83F3 		clz	r3, r3
 3079 0252 DBB2     		uxtb	r3, r3
 3080 0254 43F02003 		orr	r3, r3, #32
 3081 0258 DBB2     		uxtb	r3, r3
 3082 025a DBB2     		uxtb	r3, r3
 3083 025c 5B09     		lsrs	r3, r3, #5
 3084 025e DBB2     		uxtb	r3, r3
 3085 0260 042B     		cmp	r3, #4
 3086 0262 02D1     		bne	.L244
 3087              		.loc 1 689 0 is_stmt 0 discriminator 5
 3088 0264 0E4B     		ldr	r3, .L259+4
 3089 0266 5B68     		ldr	r3, [r3, #4]
 3090 0268 01E0     		b	.L239
 3091              	.L244:
 3092              		.loc 1 689 0 discriminator 6
 3093 026a 0D4B     		ldr	r3, .L259+4
 3094 026c 5B6A     		ldr	r3, [r3, #36]
 3095              	.L239:
 3096 026e 0222     		movs	r2, #2
 3097 0270 BA61     		str	r2, [r7, #24]
 3098              	.LBB312:
 3099              	.LBB313:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3100              		.loc 2 531 0 is_stmt 1 discriminator 9
 3101 0272 BA69     		ldr	r2, [r7, #24]
 3102              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3103 0274 92FAA2F2 		rbit r2, r2
 3104              	@ 0 "" 2
 3105              		.thumb
 3106 0278 7A61     		str	r2, [r7, #20]
 3107              		.loc 2 544 0 discriminator 9
 3108 027a 7A69     		ldr	r2, [r7, #20]
 3109              	.LBE313:
 3110              	.LBE312:
 3111              		.loc 1 689 0 discriminator 9
 3112 027c B2FA82F2 		clz	r2, r2
 3113 0280 D2B2     		uxtb	r2, r2
 3114 0282 42F02002 		orr	r2, r2, #32
 3115 0286 D2B2     		uxtb	r2, r2
 3116 0288 D2B2     		uxtb	r2, r2
 3117 028a 02F01F02 		and	r2, r2, #31
 3118 028e D340     		lsrs	r3, r3, r2
 3119 0290 03F00103 		and	r3, r3, #1
 3120 0294 002B     		cmp	r3, #0
 3121 0296 05D1     		bne	.L225
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3122              		.loc 1 691 0
 3123 0298 0123     		movs	r3, #1
 3124 029a A1E0     		b	.L211
 3125              	.L260:
ARM GAS  /tmp/ccgT8jMJ.s 			page 80


 3126              		.align	2
 3127              	.L259:
 3128 029c 00200240 		.word	1073881088
 3129 02a0 00100240 		.word	1073876992
 3130              	.L225:
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 3131              		.loc 1 694 0
 3132 02a4 504B     		ldr	r3, .L261
 3133 02a6 504A     		ldr	r2, .L261
 3134 02a8 5268     		ldr	r2, [r2, #4]
 3135 02aa 22F00301 		bic	r1, r2, #3
 3136 02ae 7A68     		ldr	r2, [r7, #4]
 3137 02b0 5268     		ldr	r2, [r2, #4]
 3138 02b2 0A43     		orrs	r2, r2, r1
 3139 02b4 5A60     		str	r2, [r3, #4]
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 3140              		.loc 1 697 0
 3141 02b6 FFF7FEFF 		bl	HAL_GetTick
 3142 02ba 7867     		str	r0, [r7, #116]
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 3143              		.loc 1 699 0
 3144 02bc 7B68     		ldr	r3, [r7, #4]
 3145 02be 5B68     		ldr	r3, [r3, #4]
 3146 02c0 012B     		cmp	r3, #1
 3147 02c2 12D1     		bne	.L247
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 3148              		.loc 1 701 0
 3149 02c4 0AE0     		b	.L248
 3150              	.L249:
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3151              		.loc 1 703 0
 3152 02c6 FFF7FEFF 		bl	HAL_GetTick
 3153 02ca 0246     		mov	r2, r0
 3154 02cc 7B6F     		ldr	r3, [r7, #116]
 3155 02ce D21A     		subs	r2, r2, r3
 3156 02d0 41F28833 		movw	r3, #5000
 3157 02d4 9A42     		cmp	r2, r3
 3158 02d6 01D9     		bls	.L248
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3159              		.loc 1 705 0
 3160 02d8 0323     		movs	r3, #3
 3161 02da 81E0     		b	.L211
 3162              	.L248:
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3163              		.loc 1 701 0 discriminator 1
 3164 02dc 424B     		ldr	r3, .L261
 3165 02de 5B68     		ldr	r3, [r3, #4]
 3166 02e0 03F00C03 		and	r3, r3, #12
 3167 02e4 042B     		cmp	r3, #4
ARM GAS  /tmp/ccgT8jMJ.s 			page 81


 3168 02e6 EED1     		bne	.L249
 3169 02e8 28E0     		b	.L213
 3170              	.L247:
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 3171              		.loc 1 709 0
 3172 02ea 7B68     		ldr	r3, [r7, #4]
 3173 02ec 5B68     		ldr	r3, [r3, #4]
 3174 02ee 022B     		cmp	r3, #2
 3175 02f0 12D1     		bne	.L250
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 3176              		.loc 1 711 0
 3177 02f2 0AE0     		b	.L251
 3178              	.L252:
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3179              		.loc 1 713 0
 3180 02f4 FFF7FEFF 		bl	HAL_GetTick
 3181 02f8 0246     		mov	r2, r0
 3182 02fa 7B6F     		ldr	r3, [r7, #116]
 3183 02fc D21A     		subs	r2, r2, r3
 3184 02fe 41F28833 		movw	r3, #5000
 3185 0302 9A42     		cmp	r2, r3
 3186 0304 01D9     		bls	.L251
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3187              		.loc 1 715 0
 3188 0306 0323     		movs	r3, #3
 3189 0308 6AE0     		b	.L211
 3190              	.L251:
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3191              		.loc 1 711 0 discriminator 1
 3192 030a 374B     		ldr	r3, .L261
 3193 030c 5B68     		ldr	r3, [r3, #4]
 3194 030e 03F00C03 		and	r3, r3, #12
 3195 0312 082B     		cmp	r3, #8
 3196 0314 EED1     		bne	.L252
 3197 0316 11E0     		b	.L213
 3198              	.L250:
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 3199              		.loc 1 721 0
 3200 0318 0AE0     		b	.L253
 3201              	.L254:
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3202              		.loc 1 723 0
 3203 031a FFF7FEFF 		bl	HAL_GetTick
 3204 031e 0246     		mov	r2, r0
 3205 0320 7B6F     		ldr	r3, [r7, #116]
ARM GAS  /tmp/ccgT8jMJ.s 			page 82


 3206 0322 D21A     		subs	r2, r2, r3
 3207 0324 41F28833 		movw	r3, #5000
 3208 0328 9A42     		cmp	r2, r3
 3209 032a 01D9     		bls	.L253
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3210              		.loc 1 725 0
 3211 032c 0323     		movs	r3, #3
 3212 032e 57E0     		b	.L211
 3213              	.L253:
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3214              		.loc 1 721 0 discriminator 1
 3215 0330 2D4B     		ldr	r3, .L261
 3216 0332 5B68     		ldr	r3, [r3, #4]
 3217 0334 03F00C03 		and	r3, r3, #12
 3218 0338 002B     		cmp	r3, #0
 3219 033a EED1     		bne	.L254
 3220              	.L213:
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }      
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 3221              		.loc 1 731 0
 3222 033c 2B4B     		ldr	r3, .L261+4
 3223 033e 1B68     		ldr	r3, [r3]
 3224 0340 03F00702 		and	r2, r3, #7
 3225 0344 3B68     		ldr	r3, [r7]
 3226 0346 9A42     		cmp	r2, r3
 3227 0348 10D9     		bls	.L255
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 3228              		.loc 1 734 0
 3229 034a 284B     		ldr	r3, .L261+4
 3230 034c 274A     		ldr	r2, .L261+4
 3231 034e 1268     		ldr	r2, [r2]
 3232 0350 22F00701 		bic	r1, r2, #7
 3233 0354 3A68     		ldr	r2, [r7]
 3234 0356 0A43     		orrs	r2, r2, r1
 3235 0358 1A60     		str	r2, [r3]
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 3236              		.loc 1 738 0
 3237 035a 244B     		ldr	r3, .L261+4
 3238 035c 1B68     		ldr	r3, [r3]
 3239 035e 03F00702 		and	r2, r3, #7
 3240 0362 3B68     		ldr	r3, [r7]
 3241 0364 9A42     		cmp	r2, r3
 3242 0366 01D0     		beq	.L255
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 3243              		.loc 1 740 0
 3244 0368 0123     		movs	r3, #1
ARM GAS  /tmp/ccgT8jMJ.s 			page 83


 3245 036a 39E0     		b	.L211
 3246              	.L255:
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 3247              		.loc 1 745 0
 3248 036c 7B68     		ldr	r3, [r7, #4]
 3249 036e 1B68     		ldr	r3, [r3]
 3250 0370 03F00403 		and	r3, r3, #4
 3251 0374 002B     		cmp	r3, #0
 3252 0376 08D0     		beq	.L256
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 3253              		.loc 1 748 0
 3254 0378 1B4B     		ldr	r3, .L261
 3255 037a 1B4A     		ldr	r2, .L261
 3256 037c 5268     		ldr	r2, [r2, #4]
 3257 037e 22F4E061 		bic	r1, r2, #1792
 3258 0382 7A68     		ldr	r2, [r7, #4]
 3259 0384 D268     		ldr	r2, [r2, #12]
 3260 0386 0A43     		orrs	r2, r2, r1
 3261 0388 5A60     		str	r2, [r3, #4]
 3262              	.L256:
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 3263              		.loc 1 752 0
 3264 038a 7B68     		ldr	r3, [r7, #4]
 3265 038c 1B68     		ldr	r3, [r3]
 3266 038e 03F00803 		and	r3, r3, #8
 3267 0392 002B     		cmp	r3, #0
 3268 0394 09D0     		beq	.L257
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 3269              		.loc 1 755 0
 3270 0396 144B     		ldr	r3, .L261
 3271 0398 134A     		ldr	r2, .L261
 3272 039a 5268     		ldr	r2, [r2, #4]
 3273 039c 22F46051 		bic	r1, r2, #14336
 3274 03a0 7A68     		ldr	r2, [r7, #4]
 3275 03a2 1269     		ldr	r2, [r2, #16]
 3276 03a4 D200     		lsls	r2, r2, #3
 3277 03a6 0A43     		orrs	r2, r2, r1
 3278 03a8 5A60     		str	r2, [r3, #4]
 3279              	.L257:
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 3280              		.loc 1 759 0
 3281 03aa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3282 03ae 0246     		mov	r2, r0
ARM GAS  /tmp/ccgT8jMJ.s 			page 84


 3283 03b0 0D4B     		ldr	r3, .L261
 3284 03b2 5B68     		ldr	r3, [r3, #4]
 3285 03b4 03F0F001 		and	r1, r3, #240
 3286 03b8 F023     		movs	r3, #240
 3287 03ba 3B61     		str	r3, [r7, #16]
 3288              	.LBB314:
 3289              	.LBB315:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3290              		.loc 2 531 0
 3291 03bc 3B69     		ldr	r3, [r7, #16]
 3292              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3293 03be 93FAA3F3 		rbit r3, r3
 3294              	@ 0 "" 2
 3295              		.thumb
 3296 03c2 FB60     		str	r3, [r7, #12]
 3297              		.loc 2 544 0
 3298 03c4 FB68     		ldr	r3, [r7, #12]
 3299              	.LBE315:
 3300              	.LBE314:
 3301              		.loc 1 759 0
 3302 03c6 B3FA83F3 		clz	r3, r3
 3303 03ca 21FA03F3 		lsr	r3, r1, r3
 3304 03ce 0849     		ldr	r1, .L261+8
 3305 03d0 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3306 03d2 DA40     		lsrs	r2, r2, r3
 3307 03d4 074B     		ldr	r3, .L261+12
 3308 03d6 1A60     		str	r2, [r3]
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 3309              		.loc 1 762 0
 3310 03d8 0020     		movs	r0, #0
 3311 03da FFF7FEFF 		bl	HAL_InitTick
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 3312              		.loc 1 764 0
 3313 03de 0023     		movs	r3, #0
 3314              	.L211:
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3315              		.loc 1 765 0
 3316 03e0 1846     		mov	r0, r3
 3317 03e2 7837     		adds	r7, r7, #120
 3318 03e4 BD46     		mov	sp, r7
 3319              		@ sp needed
 3320 03e6 80BD     		pop	{r7, pc}
 3321              	.L262:
 3322              		.align	2
 3323              	.L261:
 3324 03e8 00100240 		.word	1073876992
 3325 03ec 00200240 		.word	1073881088
 3326 03f0 00000000 		.word	AHBPrescTable
 3327 03f4 00000000 		.word	SystemCoreClock
 3328              		.cfi_endproc
 3329              	.LFE127:
 3331              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 3332              		.align	2
 3333              		.global	HAL_RCC_MCOConfig
ARM GAS  /tmp/ccgT8jMJ.s 			page 85


 3334              		.thumb
 3335              		.thumb_func
 3337              	HAL_RCC_MCOConfig:
 3338              	.LFB128:
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
ARM GAS  /tmp/ccgT8jMJ.s 			page 86


 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3339              		.loc 1 838 0
 3340              		.cfi_startproc
 3341              		@ args = 0, pretend = 0, frame = 40
 3342              		@ frame_needed = 1, uses_anonymous_args = 0
 3343 0000 80B5     		push	{r7, lr}
 3344              	.LCFI8:
 3345              		.cfi_def_cfa_offset 8
 3346              		.cfi_offset 7, -8
 3347              		.cfi_offset 14, -4
 3348 0002 8AB0     		sub	sp, sp, #40
 3349              	.LCFI9:
 3350              		.cfi_def_cfa_offset 48
 3351 0004 00AF     		add	r7, sp, #0
 3352              	.LCFI10:
 3353              		.cfi_def_cfa_register 7
 3354 0006 F860     		str	r0, [r7, #12]
 3355 0008 B960     		str	r1, [r7, #8]
 3356 000a 7A60     		str	r2, [r7, #4]
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0};
 3357              		.loc 1 839 0
 3358 000c 07F11403 		add	r3, r7, #20
 3359 0010 0022     		movs	r2, #0
 3360 0012 1A60     		str	r2, [r3]
 3361 0014 0433     		adds	r3, r3, #4
 3362 0016 0022     		movs	r2, #0
 3363 0018 1A60     		str	r2, [r3]
 3364 001a 0433     		adds	r3, r3, #4
 3365 001c 0022     		movs	r2, #0
 3366 001e 1A60     		str	r2, [r3]
 3367 0020 0433     		adds	r3, r3, #4
 3368 0022 0022     		movs	r2, #0
 3369 0024 1A60     		str	r2, [r3]
 3370 0026 0433     		adds	r3, r3, #4
 3371 0028 0022     		movs	r2, #0
 3372 002a 1A60     		str	r2, [r3]
 3373 002c 0433     		adds	r3, r3, #4
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccgT8jMJ.s 			page 87


 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 3374              		.loc 1 847 0
 3375 002e 0223     		movs	r3, #2
 3376 0030 BB61     		str	r3, [r7, #24]
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 3377              		.loc 1 848 0
 3378 0032 0323     		movs	r3, #3
 3379 0034 3B62     		str	r3, [r7, #32]
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 3380              		.loc 1 849 0
 3381 0036 0023     		movs	r3, #0
 3382 0038 FB61     		str	r3, [r7, #28]
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 3383              		.loc 1 850 0
 3384 003a 4FF48073 		mov	r3, #256
 3385 003e 7B61     		str	r3, [r7, #20]
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 3386              		.loc 1 851 0
 3387 0040 0023     		movs	r3, #0
 3388 0042 7B62     		str	r3, [r7, #36]
 3389              	.LBB316:
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 3390              		.loc 1 854 0
 3391 0044 0E4B     		ldr	r3, .L264
 3392 0046 0E4A     		ldr	r2, .L264
 3393 0048 5269     		ldr	r2, [r2, #20]
 3394 004a 42F40032 		orr	r2, r2, #131072
 3395 004e 5A61     		str	r2, [r3, #20]
 3396 0050 0B4B     		ldr	r3, .L264
 3397 0052 5B69     		ldr	r3, [r3, #20]
 3398 0054 03F40033 		and	r3, r3, #131072
 3399 0058 3B61     		str	r3, [r7, #16]
 3400 005a 3B69     		ldr	r3, [r7, #16]
 3401              	.LBE316:
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 3402              		.loc 1 856 0
 3403 005c 07F11403 		add	r3, r7, #20
 3404 0060 4FF09040 		mov	r0, #1207959552
 3405 0064 1946     		mov	r1, r3
 3406 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 3407              		.loc 1 859 0
 3408 006a 054B     		ldr	r3, .L264
 3409 006c 044A     		ldr	r2, .L264
 3410 006e 5268     		ldr	r2, [r2, #4]
 3411 0070 22F0E061 		bic	r1, r2, #117440512
ARM GAS  /tmp/ccgT8jMJ.s 			page 88


 3412 0074 BA68     		ldr	r2, [r7, #8]
 3413 0076 0A43     		orrs	r2, r2, r1
 3414 0078 5A60     		str	r2, [r3, #4]
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3415              		.loc 1 860 0
 3416 007a 2837     		adds	r7, r7, #40
 3417 007c BD46     		mov	sp, r7
 3418              		@ sp needed
 3419 007e 80BD     		pop	{r7, pc}
 3420              	.L265:
 3421              		.align	2
 3422              	.L264:
 3423 0080 00100240 		.word	1073876992
 3424              		.cfi_endproc
 3425              	.LFE128:
 3427              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 3428              		.align	2
 3429              		.global	HAL_RCC_EnableCSS
 3430              		.thumb
 3431              		.thumb_func
 3433              	HAL_RCC_EnableCSS:
 3434              	.LFB129:
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3435              		.loc 1 872 0
 3436              		.cfi_startproc
 3437              		@ args = 0, pretend = 0, frame = 8
 3438              		@ frame_needed = 1, uses_anonymous_args = 0
 3439              		@ link register save eliminated.
 3440 0000 80B4     		push	{r7}
 3441              	.LCFI11:
 3442              		.cfi_def_cfa_offset 4
 3443              		.cfi_offset 7, -4
 3444 0002 83B0     		sub	sp, sp, #12
 3445              	.LCFI12:
 3446              		.cfi_def_cfa_offset 16
 3447 0004 00AF     		add	r7, sp, #0
 3448              	.LCFI13:
 3449              		.cfi_def_cfa_register 7
 3450 0006 4FF40023 		mov	r3, #524288
 3451 000a 7B60     		str	r3, [r7, #4]
 3452              	.LBB317:
 3453              	.LBB318:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3454              		.loc 2 531 0
 3455 000c 7B68     		ldr	r3, [r7, #4]
 3456              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccgT8jMJ.s 			page 89


 3457 000e 93FAA3F3 		rbit r3, r3
 3458              	@ 0 "" 2
 3459              		.thumb
 3460 0012 3B60     		str	r3, [r7]
 3461              		.loc 2 544 0
 3462 0014 3B68     		ldr	r3, [r7]
 3463              	.LBE318:
 3464              	.LBE317:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 3465              		.loc 1 873 0
 3466 0016 B3FA83F3 		clz	r3, r3
 3467 001a 9B00     		lsls	r3, r3, #2
 3468 001c 03F18443 		add	r3, r3, #1107296256
 3469 0020 03F58403 		add	r3, r3, #4325376
 3470 0024 0122     		movs	r2, #1
 3471 0026 1A60     		str	r2, [r3]
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3472              		.loc 1 874 0
 3473 0028 0C37     		adds	r7, r7, #12
 3474 002a BD46     		mov	sp, r7
 3475              		@ sp needed
 3476 002c 5DF8047B 		ldr	r7, [sp], #4
 3477 0030 7047     		bx	lr
 3478              		.cfi_endproc
 3479              	.LFE129:
 3481 0032 00BF     		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 3482              		.align	2
 3483              		.global	HAL_RCC_DisableCSS
 3484              		.thumb
 3485              		.thumb_func
 3487              	HAL_RCC_DisableCSS:
 3488              	.LFB130:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3489              		.loc 1 881 0
 3490              		.cfi_startproc
 3491              		@ args = 0, pretend = 0, frame = 8
 3492              		@ frame_needed = 1, uses_anonymous_args = 0
 3493              		@ link register save eliminated.
 3494 0000 80B4     		push	{r7}
 3495              	.LCFI14:
 3496              		.cfi_def_cfa_offset 4
 3497              		.cfi_offset 7, -4
 3498 0002 83B0     		sub	sp, sp, #12
 3499              	.LCFI15:
 3500              		.cfi_def_cfa_offset 16
 3501 0004 00AF     		add	r7, sp, #0
 3502              	.LCFI16:
 3503              		.cfi_def_cfa_register 7
 3504 0006 4FF40023 		mov	r3, #524288
 3505 000a 7B60     		str	r3, [r7, #4]
 3506              	.LBB319:
ARM GAS  /tmp/ccgT8jMJ.s 			page 90


 3507              	.LBB320:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3508              		.loc 2 531 0
 3509 000c 7B68     		ldr	r3, [r7, #4]
 3510              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3511 000e 93FAA3F3 		rbit r3, r3
 3512              	@ 0 "" 2
 3513              		.thumb
 3514 0012 3B60     		str	r3, [r7]
 3515              		.loc 2 544 0
 3516 0014 3B68     		ldr	r3, [r7]
 3517              	.LBE320:
 3518              	.LBE319:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 3519              		.loc 1 882 0
 3520 0016 B3FA83F3 		clz	r3, r3
 3521 001a 9B00     		lsls	r3, r3, #2
 3522 001c 03F18443 		add	r3, r3, #1107296256
 3523 0020 03F58403 		add	r3, r3, #4325376
 3524 0024 0022     		movs	r2, #0
 3525 0026 1A60     		str	r2, [r3]
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3526              		.loc 1 883 0
 3527 0028 0C37     		adds	r7, r7, #12
 3528 002a BD46     		mov	sp, r7
 3529              		@ sp needed
 3530 002c 5DF8047B 		ldr	r7, [sp], #4
 3531 0030 7047     		bx	lr
 3532              		.cfi_endproc
 3533              	.LFE130:
 3535 0032 00BF     		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 3536              		.align	2
 3537              		.global	HAL_RCC_GetSysClockFreq
 3538              		.thumb
 3539              		.thumb_func
 3541              	HAL_RCC_GetSysClockFreq:
 3542              	.LFB131:
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
ARM GAS  /tmp/ccgT8jMJ.s 			page 91


 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3543              		.loc 1 915 0
 3544              		.cfi_startproc
 3545              		@ args = 0, pretend = 0, frame = 40
 3546              		@ frame_needed = 1, uses_anonymous_args = 0
 3547              		@ link register save eliminated.
 3548 0000 80B4     		push	{r7}
 3549              	.LCFI17:
 3550              		.cfi_def_cfa_offset 4
 3551              		.cfi_offset 7, -4
 3552 0002 8BB0     		sub	sp, sp, #44
 3553              	.LCFI18:
 3554              		.cfi_def_cfa_offset 48
 3555 0004 00AF     		add	r7, sp, #0
 3556              	.LCFI19:
 3557              		.cfi_def_cfa_register 7
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 3558              		.loc 1 916 0
 3559 0006 0023     		movs	r3, #0
 3560 0008 FB61     		str	r3, [r7, #28]
 3561 000a 0023     		movs	r3, #0
 3562 000c BB61     		str	r3, [r7, #24]
 3563 000e 0023     		movs	r3, #0
 3564 0010 7B62     		str	r3, [r7, #36]
 3565 0012 0023     		movs	r3, #0
 3566 0014 7B61     		str	r3, [r7, #20]
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0;
 3567              		.loc 1 917 0
 3568 0016 0023     		movs	r3, #0
 3569 0018 3B62     		str	r3, [r7, #32]
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 3570              		.loc 1 919 0
 3571 001a 294B     		ldr	r3, .L281
 3572 001c 5B68     		ldr	r3, [r3, #4]
 3573 001e FB61     		str	r3, [r7, #28]
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 3574              		.loc 1 922 0
 3575 0020 FB69     		ldr	r3, [r7, #28]
 3576 0022 03F00C03 		and	r3, r3, #12
 3577 0026 042B     		cmp	r3, #4
 3578 0028 02D0     		beq	.L272
 3579 002a 082B     		cmp	r3, #8
 3580 002c 03D0     		beq	.L273
ARM GAS  /tmp/ccgT8jMJ.s 			page 92


 3581 002e 3CE0     		b	.L280
 3582              	.L272:
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 3583              		.loc 1 926 0
 3584 0030 244B     		ldr	r3, .L281+4
 3585 0032 3B62     		str	r3, [r7, #32]
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3586              		.loc 1 927 0
 3587 0034 3CE0     		b	.L274
 3588              	.L273:
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 3589              		.loc 1 931 0
 3590 0036 FB69     		ldr	r3, [r7, #28]
 3591 0038 03F47012 		and	r2, r3, #3932160
 3592 003c 4FF47013 		mov	r3, #3932160
 3593 0040 3B61     		str	r3, [r7, #16]
 3594              	.LBB321:
 3595              	.LBB322:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3596              		.loc 2 531 0
 3597 0042 3B69     		ldr	r3, [r7, #16]
 3598              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3599 0044 93FAA3F3 		rbit r3, r3
 3600              	@ 0 "" 2
 3601              		.thumb
 3602 0048 FB60     		str	r3, [r7, #12]
 3603              		.loc 2 544 0
 3604 004a FB68     		ldr	r3, [r7, #12]
 3605              	.LBE322:
 3606              	.LBE321:
 3607              		.loc 1 931 0
 3608 004c B3FA83F3 		clz	r3, r3
 3609 0050 22FA03F3 		lsr	r3, r2, r3
 3610 0054 1C4A     		ldr	r2, .L281+8
 3611 0056 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3612 0058 7B61     		str	r3, [r7, #20]
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 3613              		.loc 1 932 0
 3614 005a 194B     		ldr	r3, .L281
 3615 005c DB6A     		ldr	r3, [r3, #44]
 3616 005e 03F00F02 		and	r2, r3, #15
 3617 0062 0F23     		movs	r3, #15
 3618 0064 BB60     		str	r3, [r7, #8]
 3619              	.LBB323:
 3620              	.LBB324:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3621              		.loc 2 531 0
 3622 0066 BB68     		ldr	r3, [r7, #8]
 3623              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3624 0068 93FAA3F3 		rbit r3, r3
 3625              	@ 0 "" 2
ARM GAS  /tmp/ccgT8jMJ.s 			page 93


 3626              		.thumb
 3627 006c 7B60     		str	r3, [r7, #4]
 3628              		.loc 2 544 0
 3629 006e 7B68     		ldr	r3, [r7, #4]
 3630              	.LBE324:
 3631              	.LBE323:
 3632              		.loc 1 932 0
 3633 0070 B3FA83F3 		clz	r3, r3
 3634 0074 22FA03F3 		lsr	r3, r2, r3
 3635 0078 144A     		ldr	r2, .L281+12
 3636 007a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3637 007c BB61     		str	r3, [r7, #24]
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 3638              		.loc 1 934 0
 3639 007e FB69     		ldr	r3, [r7, #28]
 3640 0080 03F48033 		and	r3, r3, #65536
 3641 0084 002B     		cmp	r3, #0
 3642 0086 08D0     		beq	.L277
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 3643              		.loc 1 937 0
 3644 0088 0E4A     		ldr	r2, .L281+4
 3645 008a BB69     		ldr	r3, [r7, #24]
 3646 008c B2FBF3F3 		udiv	r3, r2, r3
 3647 0090 7A69     		ldr	r2, [r7, #20]
 3648 0092 02FB03F3 		mul	r3, r2, r3
 3649 0096 7B62     		str	r3, [r7, #36]
 3650 0098 04E0     		b	.L278
 3651              	.L277:
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1) * pllmul;
 3652              		.loc 1 942 0
 3653 009a 7B69     		ldr	r3, [r7, #20]
 3654 009c 0C4A     		ldr	r2, .L281+16
 3655 009e 02FB03F3 		mul	r3, r2, r3
 3656 00a2 7B62     		str	r3, [r7, #36]
 3657              	.L278:
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 3658              		.loc 1 956 0
ARM GAS  /tmp/ccgT8jMJ.s 			page 94


 3659 00a4 7B6A     		ldr	r3, [r7, #36]
 3660 00a6 3B62     		str	r3, [r7, #32]
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3661              		.loc 1 957 0
 3662 00a8 02E0     		b	.L274
 3663              	.L280:
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 3664              		.loc 1 962 0
 3665 00aa 064B     		ldr	r3, .L281+4
 3666 00ac 3B62     		str	r3, [r7, #32]
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3667              		.loc 1 963 0
 3668 00ae 00BF     		nop
 3669              	.L274:
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 3670              		.loc 1 966 0
 3671 00b0 3B6A     		ldr	r3, [r7, #32]
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3672              		.loc 1 967 0
 3673 00b2 1846     		mov	r0, r3
 3674 00b4 2C37     		adds	r7, r7, #44
 3675 00b6 BD46     		mov	sp, r7
 3676              		@ sp needed
 3677 00b8 5DF8047B 		ldr	r7, [sp], #4
 3678 00bc 7047     		bx	lr
 3679              	.L282:
 3680 00be 00BF     		.align	2
 3681              	.L281:
 3682 00c0 00100240 		.word	1073876992
 3683 00c4 00127A00 		.word	8000000
 3684 00c8 00000000 		.word	aPLLMULFactorTable
 3685 00cc 00000000 		.word	aPredivFactorTable
 3686 00d0 00093D00 		.word	4000000
 3687              		.cfi_endproc
 3688              	.LFE131:
 3690              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3691              		.align	2
 3692              		.global	HAL_RCC_GetHCLKFreq
 3693              		.thumb
 3694              		.thumb_func
 3696              	HAL_RCC_GetHCLKFreq:
 3697              	.LFB132:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
ARM GAS  /tmp/ccgT8jMJ.s 			page 95


 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3698              		.loc 1 979 0
 3699              		.cfi_startproc
 3700              		@ args = 0, pretend = 0, frame = 0
 3701              		@ frame_needed = 1, uses_anonymous_args = 0
 3702              		@ link register save eliminated.
 3703 0000 80B4     		push	{r7}
 3704              	.LCFI20:
 3705              		.cfi_def_cfa_offset 4
 3706              		.cfi_offset 7, -4
 3707 0002 00AF     		add	r7, sp, #0
 3708              	.LCFI21:
 3709              		.cfi_def_cfa_register 7
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 3710              		.loc 1 980 0
 3711 0004 034B     		ldr	r3, .L285
 3712 0006 1B68     		ldr	r3, [r3]
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3713              		.loc 1 981 0
 3714 0008 1846     		mov	r0, r3
 3715 000a BD46     		mov	sp, r7
 3716              		@ sp needed
 3717 000c 5DF8047B 		ldr	r7, [sp], #4
 3718 0010 7047     		bx	lr
 3719              	.L286:
 3720 0012 00BF     		.align	2
 3721              	.L285:
 3722 0014 00000000 		.word	SystemCoreClock
 3723              		.cfi_endproc
 3724              	.LFE132:
 3726              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3727              		.align	2
 3728              		.global	HAL_RCC_GetPCLK1Freq
 3729              		.thumb
 3730              		.thumb_func
 3732              	HAL_RCC_GetPCLK1Freq:
 3733              	.LFB133:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3734              		.loc 1 990 0
 3735              		.cfi_startproc
 3736              		@ args = 0, pretend = 0, frame = 8
 3737              		@ frame_needed = 1, uses_anonymous_args = 0
 3738 0000 80B5     		push	{r7, lr}
 3739              	.LCFI22:
 3740              		.cfi_def_cfa_offset 8
 3741              		.cfi_offset 7, -8
 3742              		.cfi_offset 14, -4
ARM GAS  /tmp/ccgT8jMJ.s 			page 96


 3743 0002 82B0     		sub	sp, sp, #8
 3744              	.LCFI23:
 3745              		.cfi_def_cfa_offset 16
 3746 0004 00AF     		add	r7, sp, #0
 3747              	.LCFI24:
 3748              		.cfi_def_cfa_register 7
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 3749              		.loc 1 992 0
 3750 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3751 000a 0246     		mov	r2, r0
 3752 000c 0B4B     		ldr	r3, .L290
 3753 000e 5B68     		ldr	r3, [r3, #4]
 3754 0010 03F4E061 		and	r1, r3, #1792
 3755 0014 4FF4E063 		mov	r3, #1792
 3756 0018 7B60     		str	r3, [r7, #4]
 3757              	.LBB325:
 3758              	.LBB326:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3759              		.loc 2 531 0
 3760 001a 7B68     		ldr	r3, [r7, #4]
 3761              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3762 001c 93FAA3F3 		rbit r3, r3
 3763              	@ 0 "" 2
 3764              		.thumb
 3765 0020 3B60     		str	r3, [r7]
 3766              		.loc 2 544 0
 3767 0022 3B68     		ldr	r3, [r7]
 3768              	.LBE326:
 3769              	.LBE325:
 3770              		.loc 1 992 0
 3771 0024 B3FA83F3 		clz	r3, r3
 3772 0028 21FA03F3 		lsr	r3, r1, r3
 3773 002c 0449     		ldr	r1, .L290+4
 3774 002e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3775 0030 22FA03F3 		lsr	r3, r2, r3
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 3776              		.loc 1 993 0
 3777 0034 1846     		mov	r0, r3
 3778 0036 0837     		adds	r7, r7, #8
 3779 0038 BD46     		mov	sp, r7
 3780              		@ sp needed
 3781 003a 80BD     		pop	{r7, pc}
 3782              	.L291:
 3783              		.align	2
 3784              	.L290:
 3785 003c 00100240 		.word	1073876992
 3786 0040 00000000 		.word	APBPrescTable
 3787              		.cfi_endproc
 3788              	.LFE133:
 3790              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3791              		.align	2
 3792              		.global	HAL_RCC_GetPCLK2Freq
 3793              		.thumb
 3794              		.thumb_func
 3796              	HAL_RCC_GetPCLK2Freq:
 3797              	.LFB134:
ARM GAS  /tmp/ccgT8jMJ.s 			page 97


 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3798              		.loc 1 1002 0
 3799              		.cfi_startproc
 3800              		@ args = 0, pretend = 0, frame = 8
 3801              		@ frame_needed = 1, uses_anonymous_args = 0
 3802 0000 80B5     		push	{r7, lr}
 3803              	.LCFI25:
 3804              		.cfi_def_cfa_offset 8
 3805              		.cfi_offset 7, -8
 3806              		.cfi_offset 14, -4
 3807 0002 82B0     		sub	sp, sp, #8
 3808              	.LCFI26:
 3809              		.cfi_def_cfa_offset 16
 3810 0004 00AF     		add	r7, sp, #0
 3811              	.LCFI27:
 3812              		.cfi_def_cfa_register 7
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3813              		.loc 1 1004 0
 3814 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3815 000a 0246     		mov	r2, r0
 3816 000c 0B4B     		ldr	r3, .L295
 3817 000e 5B68     		ldr	r3, [r3, #4]
 3818 0010 03F46051 		and	r1, r3, #14336
 3819 0014 4FF46053 		mov	r3, #14336
 3820 0018 7B60     		str	r3, [r7, #4]
 3821              	.LBB327:
 3822              	.LBB328:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3823              		.loc 2 531 0
 3824 001a 7B68     		ldr	r3, [r7, #4]
 3825              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3826 001c 93FAA3F3 		rbit r3, r3
 3827              	@ 0 "" 2
 3828              		.thumb
 3829 0020 3B60     		str	r3, [r7]
 3830              		.loc 2 544 0
 3831 0022 3B68     		ldr	r3, [r7]
 3832              	.LBE328:
 3833              	.LBE327:
 3834              		.loc 1 1004 0
 3835 0024 B3FA83F3 		clz	r3, r3
 3836 0028 21FA03F3 		lsr	r3, r1, r3
 3837 002c 0449     		ldr	r1, .L295+4
 3838 002e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3839 0030 22FA03F3 		lsr	r3, r2, r3
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 3840              		.loc 1 1005 0
 3841 0034 1846     		mov	r0, r3
ARM GAS  /tmp/ccgT8jMJ.s 			page 98


 3842 0036 0837     		adds	r7, r7, #8
 3843 0038 BD46     		mov	sp, r7
 3844              		@ sp needed
 3845 003a 80BD     		pop	{r7, pc}
 3846              	.L296:
 3847              		.align	2
 3848              	.L295:
 3849 003c 00100240 		.word	1073876992
 3850 0040 00000000 		.word	APBPrescTable
 3851              		.cfi_endproc
 3852              	.LFE134:
 3854              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3855              		.align	2
 3856              		.global	HAL_RCC_GetOscConfig
 3857              		.thumb
 3858              		.thumb_func
 3860              	HAL_RCC_GetOscConfig:
 3861              	.LFB135:
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3862              		.loc 1 1015 0
 3863              		.cfi_startproc
 3864              		@ args = 0, pretend = 0, frame = 16
 3865              		@ frame_needed = 1, uses_anonymous_args = 0
 3866              		@ link register save eliminated.
 3867 0000 80B4     		push	{r7}
 3868              	.LCFI28:
 3869              		.cfi_def_cfa_offset 4
 3870              		.cfi_offset 7, -4
 3871 0002 85B0     		sub	sp, sp, #20
 3872              	.LCFI29:
 3873              		.cfi_def_cfa_offset 24
 3874 0004 00AF     		add	r7, sp, #0
 3875              	.LCFI30:
 3876              		.cfi_def_cfa_register 7
 3877 0006 7860     		str	r0, [r7, #4]
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 3878              		.loc 1 1020 0
 3879 0008 7B68     		ldr	r3, [r7, #4]
 3880 000a 0F22     		movs	r2, #15
 3881 000c 1A60     		str	r2, [r3]
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
ARM GAS  /tmp/ccgT8jMJ.s 			page 99


1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3882              		.loc 1 1025 0
 3883 000e 3F4B     		ldr	r3, .L311
 3884 0010 1B68     		ldr	r3, [r3]
 3885 0012 03F48023 		and	r3, r3, #262144
 3886 0016 002B     		cmp	r3, #0
 3887 0018 04D0     		beq	.L298
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3888              		.loc 1 1027 0
 3889 001a 7B68     		ldr	r3, [r7, #4]
 3890 001c 4FF4A022 		mov	r2, #327680
 3891 0020 5A60     		str	r2, [r3, #4]
 3892 0022 0DE0     		b	.L299
 3893              	.L298:
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 3894              		.loc 1 1029 0
 3895 0024 394B     		ldr	r3, .L311
 3896 0026 1B68     		ldr	r3, [r3]
 3897 0028 03F48033 		and	r3, r3, #65536
 3898 002c 002B     		cmp	r3, #0
 3899 002e 04D0     		beq	.L300
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3900              		.loc 1 1031 0
 3901 0030 7B68     		ldr	r3, [r7, #4]
 3902 0032 4FF48032 		mov	r2, #65536
 3903 0036 5A60     		str	r2, [r3, #4]
 3904 0038 02E0     		b	.L299
 3905              	.L300:
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3906              		.loc 1 1035 0
 3907 003a 7B68     		ldr	r3, [r7, #4]
 3908 003c 0022     		movs	r2, #0
 3909 003e 5A60     		str	r2, [r3, #4]
 3910              	.L299:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 3911              		.loc 1 1038 0
 3912 0040 324B     		ldr	r3, .L311
 3913 0042 DB6A     		ldr	r3, [r3, #44]
 3914 0044 03F00F02 		and	r2, r3, #15
 3915 0048 7B68     		ldr	r3, [r7, #4]
 3916 004a 9A60     		str	r2, [r3, #8]
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3917              		.loc 1 1042 0
 3918 004c 2F4B     		ldr	r3, .L311
 3919 004e 1B68     		ldr	r3, [r3]
 3920 0050 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/ccgT8jMJ.s 			page 100


 3921 0054 002B     		cmp	r3, #0
 3922 0056 03D0     		beq	.L301
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3923              		.loc 1 1044 0
 3924 0058 7B68     		ldr	r3, [r7, #4]
 3925 005a 0122     		movs	r2, #1
 3926 005c 1A61     		str	r2, [r3, #16]
 3927 005e 02E0     		b	.L302
 3928              	.L301:
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 3929              		.loc 1 1048 0
 3930 0060 7B68     		ldr	r3, [r7, #4]
 3931 0062 0022     		movs	r2, #0
 3932 0064 1A61     		str	r2, [r3, #16]
 3933              	.L302:
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3934              		.loc 1 1051 0
 3935 0066 294B     		ldr	r3, .L311
 3936 0068 1B68     		ldr	r3, [r3]
 3937 006a 03F0F802 		and	r2, r3, #248
 3938 006e F823     		movs	r3, #248
 3939 0070 FB60     		str	r3, [r7, #12]
 3940              	.LBB329:
 3941              	.LBB330:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3942              		.loc 2 531 0
 3943 0072 FB68     		ldr	r3, [r7, #12]
 3944              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3945 0074 93FAA3F3 		rbit r3, r3
 3946              	@ 0 "" 2
 3947              		.thumb
 3948 0078 BB60     		str	r3, [r7, #8]
 3949              		.loc 2 544 0
 3950 007a BB68     		ldr	r3, [r7, #8]
 3951              	.LBE330:
 3952              	.LBE329:
 3953              		.loc 1 1051 0
 3954 007c B3FA83F3 		clz	r3, r3
 3955 0080 DA40     		lsrs	r2, r2, r3
 3956 0082 7B68     		ldr	r3, [r7, #4]
 3957 0084 5A61     		str	r2, [r3, #20]
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3958              		.loc 1 1054 0
 3959 0086 214B     		ldr	r3, .L311
 3960 0088 1B6A     		ldr	r3, [r3, #32]
 3961 008a 03F00403 		and	r3, r3, #4
 3962 008e 002B     		cmp	r3, #0
 3963 0090 03D0     		beq	.L304
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccgT8jMJ.s 			page 101


1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3964              		.loc 1 1056 0
 3965 0092 7B68     		ldr	r3, [r7, #4]
 3966 0094 0522     		movs	r2, #5
 3967 0096 DA60     		str	r2, [r3, #12]
 3968 0098 0CE0     		b	.L305
 3969              	.L304:
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 3970              		.loc 1 1058 0
 3971 009a 1C4B     		ldr	r3, .L311
 3972 009c 1B6A     		ldr	r3, [r3, #32]
 3973 009e 03F00103 		and	r3, r3, #1
 3974 00a2 002B     		cmp	r3, #0
 3975 00a4 03D0     		beq	.L306
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 3976              		.loc 1 1060 0
 3977 00a6 7B68     		ldr	r3, [r7, #4]
 3978 00a8 0122     		movs	r2, #1
 3979 00aa DA60     		str	r2, [r3, #12]
 3980 00ac 02E0     		b	.L305
 3981              	.L306:
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 3982              		.loc 1 1064 0
 3983 00ae 7B68     		ldr	r3, [r7, #4]
 3984 00b0 0022     		movs	r2, #0
 3985 00b2 DA60     		str	r2, [r3, #12]
 3986              	.L305:
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3987              		.loc 1 1068 0
 3988 00b4 154B     		ldr	r3, .L311
 3989 00b6 5B6A     		ldr	r3, [r3, #36]
 3990 00b8 03F00103 		and	r3, r3, #1
 3991 00bc 002B     		cmp	r3, #0
 3992 00be 03D0     		beq	.L307
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3993              		.loc 1 1070 0
 3994 00c0 7B68     		ldr	r3, [r7, #4]
 3995 00c2 0122     		movs	r2, #1
 3996 00c4 9A61     		str	r2, [r3, #24]
 3997 00c6 02E0     		b	.L308
 3998              	.L307:
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 3999              		.loc 1 1074 0
 4000 00c8 7B68     		ldr	r3, [r7, #4]
 4001 00ca 0022     		movs	r2, #0
ARM GAS  /tmp/ccgT8jMJ.s 			page 102


 4002 00cc 9A61     		str	r2, [r3, #24]
 4003              	.L308:
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 4004              		.loc 1 1079 0
 4005 00ce 0F4B     		ldr	r3, .L311
 4006 00d0 1B68     		ldr	r3, [r3]
 4007 00d2 03F08073 		and	r3, r3, #16777216
 4008 00d6 002B     		cmp	r3, #0
 4009 00d8 03D0     		beq	.L309
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 4010              		.loc 1 1081 0
 4011 00da 7B68     		ldr	r3, [r7, #4]
 4012 00dc 0222     		movs	r2, #2
 4013 00de DA61     		str	r2, [r3, #28]
 4014 00e0 02E0     		b	.L310
 4015              	.L309:
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 4016              		.loc 1 1085 0
 4017 00e2 7B68     		ldr	r3, [r7, #4]
 4018 00e4 0122     		movs	r2, #1
 4019 00e6 DA61     		str	r2, [r3, #28]
 4020              	.L310:
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 4021              		.loc 1 1087 0
 4022 00e8 084B     		ldr	r3, .L311
 4023 00ea 5B68     		ldr	r3, [r3, #4]
 4024 00ec 03F48032 		and	r2, r3, #65536
 4025 00f0 7B68     		ldr	r3, [r7, #4]
 4026 00f2 1A62     		str	r2, [r3, #32]
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 4027              		.loc 1 1088 0
 4028 00f4 054B     		ldr	r3, .L311
 4029 00f6 5B68     		ldr	r3, [r3, #4]
 4030 00f8 03F47012 		and	r2, r3, #3932160
 4031 00fc 7B68     		ldr	r3, [r7, #4]
 4032 00fe 5A62     		str	r2, [r3, #36]
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4033              		.loc 1 1092 0
 4034 0100 1437     		adds	r7, r7, #20
 4035 0102 BD46     		mov	sp, r7
 4036              		@ sp needed
 4037 0104 5DF8047B 		ldr	r7, [sp], #4
 4038 0108 7047     		bx	lr
 4039              	.L312:
 4040 010a 00BF     		.align	2
ARM GAS  /tmp/ccgT8jMJ.s 			page 103


 4041              	.L311:
 4042 010c 00100240 		.word	1073876992
 4043              		.cfi_endproc
 4044              	.LFE135:
 4046              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 4047              		.align	2
 4048              		.global	HAL_RCC_GetClockConfig
 4049              		.thumb
 4050              		.thumb_func
 4052              	HAL_RCC_GetClockConfig:
 4053              	.LFB136:
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4054              		.loc 1 1103 0
 4055              		.cfi_startproc
 4056              		@ args = 0, pretend = 0, frame = 8
 4057              		@ frame_needed = 1, uses_anonymous_args = 0
 4058              		@ link register save eliminated.
 4059 0000 80B4     		push	{r7}
 4060              	.LCFI31:
 4061              		.cfi_def_cfa_offset 4
 4062              		.cfi_offset 7, -4
 4063 0002 83B0     		sub	sp, sp, #12
 4064              	.LCFI32:
 4065              		.cfi_def_cfa_offset 16
 4066 0004 00AF     		add	r7, sp, #0
 4067              	.LCFI33:
 4068              		.cfi_def_cfa_register 7
 4069 0006 7860     		str	r0, [r7, #4]
 4070 0008 3960     		str	r1, [r7]
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 4071              		.loc 1 1109 0
 4072 000a 7B68     		ldr	r3, [r7, #4]
 4073 000c 0F22     		movs	r2, #15
 4074 000e 1A60     		str	r2, [r3]
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 4075              		.loc 1 1112 0
 4076 0010 114B     		ldr	r3, .L314
 4077 0012 5B68     		ldr	r3, [r3, #4]
 4078 0014 03F00302 		and	r2, r3, #3
 4079 0018 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccgT8jMJ.s 			page 104


 4080 001a 5A60     		str	r2, [r3, #4]
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 4081              		.loc 1 1115 0
 4082 001c 0E4B     		ldr	r3, .L314
 4083 001e 5B68     		ldr	r3, [r3, #4]
 4084 0020 03F0F002 		and	r2, r3, #240
 4085 0024 7B68     		ldr	r3, [r7, #4]
 4086 0026 9A60     		str	r2, [r3, #8]
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 4087              		.loc 1 1118 0
 4088 0028 0B4B     		ldr	r3, .L314
 4089 002a 5B68     		ldr	r3, [r3, #4]
 4090 002c 03F4E062 		and	r2, r3, #1792
 4091 0030 7B68     		ldr	r3, [r7, #4]
 4092 0032 DA60     		str	r2, [r3, #12]
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 4093              		.loc 1 1121 0
 4094 0034 084B     		ldr	r3, .L314
 4095 0036 5B68     		ldr	r3, [r3, #4]
 4096 0038 03F46053 		and	r3, r3, #14336
 4097 003c DA08     		lsrs	r2, r3, #3
 4098 003e 7B68     		ldr	r3, [r7, #4]
 4099 0040 1A61     		str	r2, [r3, #16]
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 4100              		.loc 1 1124 0
 4101 0042 064B     		ldr	r3, .L314+4
 4102 0044 1B68     		ldr	r3, [r3]
 4103 0046 03F00702 		and	r2, r3, #7
 4104 004a 3B68     		ldr	r3, [r7]
 4105 004c 1A60     		str	r2, [r3]
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4106              		.loc 1 1125 0
 4107 004e 0C37     		adds	r7, r7, #12
 4108 0050 BD46     		mov	sp, r7
 4109              		@ sp needed
 4110 0052 5DF8047B 		ldr	r7, [sp], #4
 4111 0056 7047     		bx	lr
 4112              	.L315:
 4113              		.align	2
 4114              	.L314:
 4115 0058 00100240 		.word	1073876992
 4116 005c 00200240 		.word	1073881088
 4117              		.cfi_endproc
 4118              	.LFE136:
 4120              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 4121              		.align	2
 4122              		.global	HAL_RCC_NMI_IRQHandler
 4123              		.thumb
 4124              		.thumb_func
ARM GAS  /tmp/ccgT8jMJ.s 			page 105


 4126              	HAL_RCC_NMI_IRQHandler:
 4127              	.LFB137:
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4128              		.loc 1 1133 0
 4129              		.cfi_startproc
 4130              		@ args = 0, pretend = 0, frame = 0
 4131              		@ frame_needed = 1, uses_anonymous_args = 0
 4132 0000 80B5     		push	{r7, lr}
 4133              	.LCFI34:
 4134              		.cfi_def_cfa_offset 8
 4135              		.cfi_offset 7, -8
 4136              		.cfi_offset 14, -4
 4137 0002 00AF     		add	r7, sp, #0
 4138              	.LCFI35:
 4139              		.cfi_def_cfa_register 7
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 4140              		.loc 1 1135 0
 4141 0004 054B     		ldr	r3, .L318
 4142 0006 9B68     		ldr	r3, [r3, #8]
 4143 0008 03F08003 		and	r3, r3, #128
 4144 000c 002B     		cmp	r3, #0
 4145 000e 04D0     		beq	.L316
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 4146              		.loc 1 1138 0
 4147 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 4148              		.loc 1 1141 0
 4149 0014 024B     		ldr	r3, .L318+4
 4150 0016 8022     		movs	r2, #128
 4151 0018 1A70     		strb	r2, [r3]
 4152              	.L316:
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4153              		.loc 1 1143 0
 4154 001a 80BD     		pop	{r7, pc}
 4155              	.L319:
 4156              		.align	2
 4157              	.L318:
 4158 001c 00100240 		.word	1073876992
 4159 0020 0A100240 		.word	1073877002
 4160              		.cfi_endproc
 4161              	.LFE137:
 4163              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 4164              		.align	2
 4165              		.weak	HAL_RCC_CSSCallback
ARM GAS  /tmp/ccgT8jMJ.s 			page 106


 4166              		.thumb
 4167              		.thumb_func
 4169              	HAL_RCC_CSSCallback:
 4170              	.LFB138:
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4171              		.loc 1 1150 0
 4172              		.cfi_startproc
 4173              		@ args = 0, pretend = 0, frame = 0
 4174              		@ frame_needed = 1, uses_anonymous_args = 0
 4175              		@ link register save eliminated.
 4176 0000 80B4     		push	{r7}
 4177              	.LCFI36:
 4178              		.cfi_def_cfa_offset 4
 4179              		.cfi_offset 7, -4
 4180 0002 00AF     		add	r7, sp, #0
 4181              	.LCFI37:
 4182              		.cfi_def_cfa_register 7
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4183              		.loc 1 1154 0
 4184 0004 BD46     		mov	sp, r7
 4185              		@ sp needed
 4186 0006 5DF8047B 		ldr	r7, [sp], #4
 4187 000a 7047     		bx	lr
 4188              		.cfi_endproc
 4189              	.LFE138:
 4191              		.text
 4192              	.Letext0:
 4193              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 4194              		.file 4 "/usr/include/newlib/stdint.h"
 4195              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 4196              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 4197              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 4198              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 4199              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 4200              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
 4201              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/ccgT8jMJ.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccgT8jMJ.s:25     .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccgT8jMJ.s:22     .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccgT8jMJ.s:47     .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccgT8jMJ.s:44     .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccgT8jMJ.s:65     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccgT8jMJ.s:70     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccgT8jMJ.s:139    .text.HAL_RCC_DeInit:0000000000000060 $d
     /tmp/ccgT8jMJ.s:147    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccgT8jMJ.s:152    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccgT8jMJ.s:571    .text.HAL_RCC_OscConfig:00000000000002dc $d
     /tmp/ccgT8jMJ.s:573    .text.HAL_RCC_OscConfig:00000000000002e0 $t
     /tmp/ccgT8jMJ.s:1016   .text.HAL_RCC_OscConfig:00000000000005e8 $d
     /tmp/ccgT8jMJ.s:1019   .text.HAL_RCC_OscConfig:00000000000005ec $t
     /tmp/ccgT8jMJ.s:1467   .text.HAL_RCC_OscConfig:00000000000008fc $d
     /tmp/ccgT8jMJ.s:1470   .text.HAL_RCC_OscConfig:0000000000000904 $t
     /tmp/ccgT8jMJ.s:1869   .text.HAL_RCC_OscConfig:0000000000000bd0 $d
     /tmp/ccgT8jMJ.s:1873   .text.HAL_RCC_OscConfig:0000000000000bd8 $t
     /tmp/ccgT8jMJ.s:2238   .text.HAL_RCC_OscConfig:0000000000000e68 $d
     /tmp/ccgT8jMJ.s:2241   .text.HAL_RCC_OscConfig:0000000000000e6c $t
     /tmp/ccgT8jMJ.s:2654   .text.HAL_RCC_OscConfig:0000000000001160 $d
     /tmp/ccgT8jMJ.s:2657   .text.HAL_RCC_OscConfig:0000000000001164 $t
     /tmp/ccgT8jMJ.s:2669   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccgT8jMJ.s:2674   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccgT8jMJ.s:3128   .text.HAL_RCC_ClockConfig:000000000000029c $d
     /tmp/ccgT8jMJ.s:3132   .text.HAL_RCC_ClockConfig:00000000000002a4 $t
     /tmp/ccgT8jMJ.s:3541   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccgT8jMJ.s:3324   .text.HAL_RCC_ClockConfig:00000000000003e8 $d
     /tmp/ccgT8jMJ.s:3332   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3337   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccgT8jMJ.s:3423   .text.HAL_RCC_MCOConfig:0000000000000080 $d
     /tmp/ccgT8jMJ.s:3428   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3433   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccgT8jMJ.s:3482   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3487   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccgT8jMJ.s:3536   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3682   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/ccgT8jMJ.s:3691   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3696   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccgT8jMJ.s:3722   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
     /tmp/ccgT8jMJ.s:3727   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3732   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccgT8jMJ.s:3785   .text.HAL_RCC_GetPCLK1Freq:000000000000003c $d
     /tmp/ccgT8jMJ.s:3791   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3796   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccgT8jMJ.s:3849   .text.HAL_RCC_GetPCLK2Freq:000000000000003c $d
     /tmp/ccgT8jMJ.s:3855   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccgT8jMJ.s:3860   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccgT8jMJ.s:4042   .text.HAL_RCC_GetOscConfig:000000000000010c $d
     /tmp/ccgT8jMJ.s:4047   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccgT8jMJ.s:4052   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccgT8jMJ.s:4115   .text.HAL_RCC_GetClockConfig:0000000000000058 $d
     /tmp/ccgT8jMJ.s:4121   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccgT8jMJ.s:4126   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccgT8jMJ.s:4169   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccgT8jMJ.s:4158   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
ARM GAS  /tmp/ccgT8jMJ.s 			page 108


     /tmp/ccgT8jMJ.s:4164   .text.HAL_RCC_CSSCallback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_InitTick
AHBPrescTable
HAL_GPIO_Init
APBPrescTable
