
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.783532                       # Number of seconds simulated
sim_ticks                                783531553000                       # Number of ticks simulated
final_tick                               1361387238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115240                       # Simulator instruction rate (inst/s)
host_op_rate                                   117336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45147089                       # Simulator tick rate (ticks/s)
host_mem_usage                                2236712                       # Number of bytes of host memory used
host_seconds                                 17355.08                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2036370190                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        28224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        44761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 45742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           36022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                36022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           36022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        44761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                81763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        441                       # Number of write requests accepted
system.mem_ctrls.readBursts                       560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   26432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  762389783500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.717333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.721298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.351201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          230     61.33%     61.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           32      8.53%     69.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           20      5.33%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           18      4.80%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           14      3.73%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           16      4.27%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           14      3.73%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           15      4.00%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            7      1.87%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            4      1.07%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            3      0.80%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1      0.27%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895            1      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.565217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.973665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.868453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             7     30.43%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             5     21.74%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             2      8.70%     60.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             2      8.70%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             2      8.70%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             3     13.04%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.956522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.945628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.638055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      4.35%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      4.35%      8.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     86.96%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     51484250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                61946750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     92265.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               111015.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  761628155.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 871740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         81747120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             34636050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              8347200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       147709230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       124494720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     187890665100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           188291621295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.311472                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         771637445250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     18706250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      34826000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 782785725750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    324195500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44174500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    323925000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1613640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   857670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2463300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1284120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         107562000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45844530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              9706080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       228420660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       146250720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     187832809560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           188376812280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.420199                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         754699328000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     21304000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      45800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 782523955500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    380856500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      58697500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    500939500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16975890                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           420534047                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16976914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.770936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.156285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.843715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         876988272                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        876988272                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    321140562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       321140562                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     73791887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73791887                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          359                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          359                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    394932449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        394932449                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    394932449                       # number of overall hits
system.cpu.dcache.overall_hits::total       394932449                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     34891760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34891760                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       181062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       181062                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          101                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     35072822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35072822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     35072822                       # number of overall misses
system.cpu.dcache.overall_misses::total      35072822                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 410115471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 410115471000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2345826225                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2345826225                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 412461297225                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 412461297225                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 412461297225                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 412461297225                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    356032322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    356032322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     73972949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     73972949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    430005271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    430005271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    430005271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    430005271                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.098002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.098002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002448                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.219565                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.219565                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.081564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.081564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.081564                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.081564                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 11753.934769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11753.934769                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 12955.927942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12955.927942                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11760.140009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11760.140009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11760.140009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11760.140009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5366596                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            806832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.651442                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     10985369                       # number of writebacks
system.cpu.dcache.writebacks::total          10985369                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     18071315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     18071315                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        25718                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        25718                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18097033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18097033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18097033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18097033                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     16820445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16820445                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       155344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       155344                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     16975789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16975789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     16975789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16975789                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 205373122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 205373122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1907727842                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1907727842                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1212000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1212000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 207280849842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 207280849842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 207280849842                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 207280849842                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.047244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.219565                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.219565                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.039478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.039478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039478                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12209.731788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12209.731788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12280.666405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12280.666405                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12210.380904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12210.380904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12210.380904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12210.380904                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           447.518106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1745345399                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               455                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3835923.953846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.835148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     9.682958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.855147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.018912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1224800857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1224800857                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    612400409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       612400409                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    612400409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        612400409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    612400409                       # number of overall hits
system.cpu.icache.overall_hits::total       612400409                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             13                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.cpu.icache.overall_misses::total            13                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      6738500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6738500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      6738500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6738500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      6738500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6738500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    612400422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    612400422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    612400422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    612400422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    612400422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    612400422                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 518346.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 518346.153846                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 518346.153846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 518346.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 518346.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 518346.153846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      6725500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6725500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      6725500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6725500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      6725500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6725500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 517346.153846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 517346.153846                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 517346.153846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 517346.153846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 517346.153846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 517346.153846                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       567                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    58786353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1763.502415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       20.539438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                59                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32328.586611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     8.712071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   351.161880                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.986590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.010717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 271528815                       # Number of tag accesses
system.l2.tags.data_accesses                271528815                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     10985369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10985369                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       154876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                154876                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     16820465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16820465                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      16975341                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16975342                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     16975341                       # number of overall hits
system.l2.overall_hits::total                16975342                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 468                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data           81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              81                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          549                       # number of demand (read+write) misses
system.l2.demand_misses::total                    561                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          549                       # number of overall misses
system.l2.overall_misses::total                   561                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     44935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      44935000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      6694000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6694000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     36488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36488000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      6694000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     81423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88117000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      6694000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     81423000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88117000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     10985369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10985369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       155344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            155344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           13                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             13                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     16820546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16820546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     16975890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16975903                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     16975890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16975903                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.003013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003013                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.923077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.923077                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000005                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000033                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000033                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96014.957265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96014.957265                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 557833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 557833.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 450469.135802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 450469.135802                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 557833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 148311.475410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 157071.301248                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 557833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 148311.475410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 157071.301248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  441                       # number of writebacks
system.l2.writebacks::total                       441                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            468                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           80                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              560                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     40255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      6574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     35081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      6574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     75336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81910000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      6574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     75336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81910000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.003013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.923077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000033                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000033                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 86014.957265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86014.957265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 547833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 547833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 438512.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 438512.500000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 547833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 137474.452555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146267.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 547833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 137474.452555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146267.857143                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          441                       # Transaction distribution
system.membus.trans_dist::CleanEvict              126                       # Transaction distribution
system.membus.trans_dist::ReadExReq               468                       # Transaction distribution
system.membus.trans_dist::ReadExResp              468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            92                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        64064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   64064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 560                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1445500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1503250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       362604681                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    357618879                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     47852962                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    215156397                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       214096517                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.507391                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2334831                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1361387238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1567063106                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    642058436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1851695157                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           362604681                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    216431348                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             877146705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        95712692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          355                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         612400422                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      17524910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1567061842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.202167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.277661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        745331482     47.56%     47.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        166929921     10.65%     58.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        247461355     15.79%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        407339084     25.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1567061842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.231391                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.181634                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        698701218                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      28770482                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         789251288                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2482581                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       47856265                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    197621790                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred            82                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1695074118                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     129661831                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       47856265                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        779923950                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        28772185                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        52717                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         710146480                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        310238                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1588913913                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      51876539                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        134432                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1618                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         205082                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          16965                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          271                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1874878517                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7335097569                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2282254388                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        28503                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1180228958                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        694649547                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          650                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          650                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            358299                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    419180515                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    117540933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17805596                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        44148                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1534416041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1390167220                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3825490                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    518498816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1027348151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          385                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1567061842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.887117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.989366                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    726917790     46.39%     46.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    419530675     26.77%     73.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    300262867     19.16%     92.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    111291624      7.10%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9058492      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          393      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1567061842                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        30648877     34.10%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            734      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            6      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       35706182     39.72%     73.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23531258     26.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     870436289     62.61%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9512      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          980      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         7129      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         5243      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         1960      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         1960      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    405009368     29.13%     91.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    114692140      8.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         2639      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1390167220                       # Type of FU issued
system.switch_cpus.iq.rate                   0.887116                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            89887057                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.064659                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4441068992                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2052897778                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1279873445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        39834                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        22296                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        19436                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1480034360                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           19917                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     15839261                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    145284374                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        13263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3475                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     43567404                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          495                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1832733                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       47856265                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        28847027                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         74970                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1534417848                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     419180515                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    117540933                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          648                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         76616                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3475                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     32308224                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     20996022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     53304246                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1319688749                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     373664246                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     70478468                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    42                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            482723403                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        230708127                       # Number of branches executed
system.switch_cpus.iew.exec_stores          109059157                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.842141                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1280887979                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1279892881                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         693297649                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         856576190                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.816746                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.809382                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    451825825                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     47852881                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1490360105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.681660                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.304587                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    979951586     65.75%     65.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    237820103     15.96%     81.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    186374590     12.51%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37622919      2.52%     96.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15299384      1.03%     97.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7904365      0.53%     98.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4979924      0.33%     98.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1375837      0.09%     98.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19031397      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1490360105                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1015918980                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              347869665                       # Number of memory references committed
system.switch_cpus.commit.loads             273896138                       # Number of loads committed
system.switch_cpus.commit.membars                 920                       # Number of memory barriers committed
system.switch_cpus.commit.branches          200032094                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts              18476                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         855316031                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       121017                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    668024080     65.76%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         8820      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd          980      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         6860      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc         4655      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult         1960      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc         1960      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    273894077     26.96%     92.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     73973527      7.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2061      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1015918980                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      19031397                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2939073513                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3012686456                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1015918980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.567063                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.567063                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.638136                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.638136                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1922098814                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       735312437                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             27470                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            17930                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4756455486                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        769824235                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       444080282                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          13600                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     33951800                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16975897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10769                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1361387238000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16820559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10985810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5990647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           155344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          155344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            13                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16820546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           33                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50927670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50927703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1789520576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1789521856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             567                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16976470                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000634                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16965701     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10769      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16976470                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27961276000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             19500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25463835499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
