Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  8 13:01:20 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BallMaze_timing_summary_routed.rpt -pb BallMaze_timing_summary_routed.pb -rpx BallMaze_timing_summary_routed.rpx -warn_on_violation
| Design       : BallMaze
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.059        0.000                      0                  440        0.121        0.000                      0                  440        3.000        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk108MHz_videoClk108MHz  {0.000 4.630}        9.259           108.000         
  clkfbout_videoClk108MHz   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk108MHz_videoClk108MHz        4.059        0.000                      0                  440        0.121        0.000                      0                  440        3.650        0.000                       0                   292  
  clkfbout_videoClk108MHz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108MHz_videoClk108MHz
  To Clock:  clk108MHz_videoClk108MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 ballMotion0/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.390ns (28.177%)  route 3.543ns (71.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.643    -0.897    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/xCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ballMotion0/xCoord_reg[3]/Q
                         net (fo=11, routed)          1.399     1.020    ballMotion0/xCoord[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     1.144 r  ballMotion0/xCoord1_carry_i_7/O
                         net (fo=1, routed)           0.501     1.645    ballMotion0/xCoord1_carry_i_7_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     1.769 r  ballMotion0/xCoord1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.769    ballMotion0/xCoord1_carry_i_3_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.145 r  ballMotion0/xCoord1_carry/CO[3]
                         net (fo=9, routed)           0.872     3.017    ballMotion0/xCoord1
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.141 r  ballMotion0/xCoord[7]_i_3/O
                         net (fo=1, routed)           0.294     3.435    ballMotion0/ballRowTick/xCoord_reg[7]
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.559 r  ballMotion0/ballRowTick/xCoord[7]_i_1/O
                         net (fo=4, routed)           0.478     4.036    ballMotion0/ballRowTick_n_9
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[4]/C
                         clock pessimism              0.575     8.337    
                         clock uncertainty           -0.072     8.264    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.095    ballMotion0/xCoord_reg[4]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 ballMotion0/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.390ns (28.177%)  route 3.543ns (71.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.643    -0.897    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/xCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ballMotion0/xCoord_reg[3]/Q
                         net (fo=11, routed)          1.399     1.020    ballMotion0/xCoord[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     1.144 r  ballMotion0/xCoord1_carry_i_7/O
                         net (fo=1, routed)           0.501     1.645    ballMotion0/xCoord1_carry_i_7_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     1.769 r  ballMotion0/xCoord1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.769    ballMotion0/xCoord1_carry_i_3_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.145 r  ballMotion0/xCoord1_carry/CO[3]
                         net (fo=9, routed)           0.872     3.017    ballMotion0/xCoord1
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.141 r  ballMotion0/xCoord[7]_i_3/O
                         net (fo=1, routed)           0.294     3.435    ballMotion0/ballRowTick/xCoord_reg[7]
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.559 r  ballMotion0/ballRowTick/xCoord[7]_i_1/O
                         net (fo=4, routed)           0.478     4.036    ballMotion0/ballRowTick_n_9
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[5]/C
                         clock pessimism              0.575     8.337    
                         clock uncertainty           -0.072     8.264    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.095    ballMotion0/xCoord_reg[5]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 ballMotion0/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.390ns (28.177%)  route 3.543ns (71.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.643    -0.897    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/xCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ballMotion0/xCoord_reg[3]/Q
                         net (fo=11, routed)          1.399     1.020    ballMotion0/xCoord[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     1.144 r  ballMotion0/xCoord1_carry_i_7/O
                         net (fo=1, routed)           0.501     1.645    ballMotion0/xCoord1_carry_i_7_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     1.769 r  ballMotion0/xCoord1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.769    ballMotion0/xCoord1_carry_i_3_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.145 r  ballMotion0/xCoord1_carry/CO[3]
                         net (fo=9, routed)           0.872     3.017    ballMotion0/xCoord1
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.141 r  ballMotion0/xCoord[7]_i_3/O
                         net (fo=1, routed)           0.294     3.435    ballMotion0/ballRowTick/xCoord_reg[7]
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.559 r  ballMotion0/ballRowTick/xCoord[7]_i_1/O
                         net (fo=4, routed)           0.478     4.036    ballMotion0/ballRowTick_n_9
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[6]/C
                         clock pessimism              0.575     8.337    
                         clock uncertainty           -0.072     8.264    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.095    ballMotion0/xCoord_reg[6]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 ballMotion0/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.390ns (28.177%)  route 3.543ns (71.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.643    -0.897    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/xCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ballMotion0/xCoord_reg[3]/Q
                         net (fo=11, routed)          1.399     1.020    ballMotion0/xCoord[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     1.144 r  ballMotion0/xCoord1_carry_i_7/O
                         net (fo=1, routed)           0.501     1.645    ballMotion0/xCoord1_carry_i_7_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     1.769 r  ballMotion0/xCoord1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.769    ballMotion0/xCoord1_carry_i_3_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.145 r  ballMotion0/xCoord1_carry/CO[3]
                         net (fo=9, routed)           0.872     3.017    ballMotion0/xCoord1
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.124     3.141 r  ballMotion0/xCoord[7]_i_3/O
                         net (fo=1, routed)           0.294     3.435    ballMotion0/ballRowTick/xCoord_reg[7]
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.559 r  ballMotion0/ballRowTick/xCoord[7]_i_1/O
                         net (fo=4, routed)           0.478     4.036    ballMotion0/ballRowTick_n_9
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/xCoord_reg[7]/C
                         clock pessimism              0.575     8.337    
                         clock uncertainty           -0.072     8.264    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.095    ballMotion0/xCoord_reg[7]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 ballMotion0/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.348ns (27.973%)  route 3.471ns (72.027%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.840 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.719    -0.821    ballMotion0/clk108MHz
    SLICE_X4Y85          FDRE                                         r  ballMotion0/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  ballMotion0/yCoord_reg[0]/Q
                         net (fo=13, routed)          1.166     0.801    ballMotion0/yCoord[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124     0.925 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.404     1.329    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.849 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           1.049     2.898    ballMotion0/yCoord1
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.022 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.371     3.392    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.482     3.998    ballMotion0/ballRowTick_n_7
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.601     7.840    ballMotion0/clk108MHz
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[4]/C
                         clock pessimism              0.559     8.400    
                         clock uncertainty           -0.072     8.327    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169     8.158    ballMotion0/yCoord_reg[4]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 ballMotion0/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.348ns (27.973%)  route 3.471ns (72.027%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.840 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.719    -0.821    ballMotion0/clk108MHz
    SLICE_X4Y85          FDRE                                         r  ballMotion0/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  ballMotion0/yCoord_reg[0]/Q
                         net (fo=13, routed)          1.166     0.801    ballMotion0/yCoord[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124     0.925 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.404     1.329    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.849 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           1.049     2.898    ballMotion0/yCoord1
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.022 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.371     3.392    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.482     3.998    ballMotion0/ballRowTick_n_7
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.601     7.840    ballMotion0/clk108MHz
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[5]/C
                         clock pessimism              0.559     8.400    
                         clock uncertainty           -0.072     8.327    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169     8.158    ballMotion0/yCoord_reg[5]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 ballMotion0/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.348ns (27.973%)  route 3.471ns (72.027%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.840 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.719    -0.821    ballMotion0/clk108MHz
    SLICE_X4Y85          FDRE                                         r  ballMotion0/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  ballMotion0/yCoord_reg[0]/Q
                         net (fo=13, routed)          1.166     0.801    ballMotion0/yCoord[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124     0.925 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.404     1.329    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.849 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           1.049     2.898    ballMotion0/yCoord1
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.022 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.371     3.392    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.482     3.998    ballMotion0/ballRowTick_n_7
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.601     7.840    ballMotion0/clk108MHz
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[6]/C
                         clock pessimism              0.559     8.400    
                         clock uncertainty           -0.072     8.327    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169     8.158    ballMotion0/yCoord_reg[6]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 ballMotion0/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.348ns (27.973%)  route 3.471ns (72.027%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.840 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.719    -0.821    ballMotion0/clk108MHz
    SLICE_X4Y85          FDRE                                         r  ballMotion0/yCoord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  ballMotion0/yCoord_reg[0]/Q
                         net (fo=13, routed)          1.166     0.801    ballMotion0/yCoord[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124     0.925 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.404     1.329    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.849 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           1.049     2.898    ballMotion0/yCoord1
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.022 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.371     3.392    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.482     3.998    ballMotion0/ballRowTick_n_7
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.601     7.840    ballMotion0/clk108MHz
    SLICE_X2Y87          FDRE                                         r  ballMotion0/yCoord_reg[7]/C
                         clock pessimism              0.559     8.400    
                         clock uncertainty           -0.072     8.327    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.169     8.158    ballMotion0/yCoord_reg[7]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 ballMotion0/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.390ns (27.585%)  route 3.649ns (72.415%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.643    -0.897    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/xCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ballMotion0/xCoord_reg[3]/Q
                         net (fo=11, routed)          1.399     1.020    ballMotion0/xCoord[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     1.144 r  ballMotion0/xCoord1_carry_i_7/O
                         net (fo=1, routed)           0.501     1.645    ballMotion0/xCoord1_carry_i_7_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     1.769 r  ballMotion0/xCoord1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.769    ballMotion0/xCoord1_carry_i_3_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.145 r  ballMotion0/xCoord1_carry/CO[3]
                         net (fo=9, routed)           1.163     3.308    ballMotion0/xCoord1
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     3.432 f  ballMotion0/xCoord[2]_i_2/O
                         net (fo=1, routed)           0.587     4.018    ballMotion0/xCoord[2]_i_2_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.142 r  ballMotion0/xCoord[2]_i_1/O
                         net (fo=1, routed)           0.000     4.142    ballMotion0/xCoord[2]_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  ballMotion0/xCoord_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y85         FDRE                                         r  ballMotion0/xCoord_reg[2]/C
                         clock pessimism              0.575     8.337    
                         clock uncertainty           -0.072     8.264    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.081     8.345    ballMotion0/xCoord_reg[2]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 ballMotion0/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xCoord_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.620ns (33.419%)  route 3.228ns (66.581%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 7.758 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.643    -0.897    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/xCoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ballMotion0/xCoord_reg[3]/Q
                         net (fo=11, routed)          1.399     1.020    ballMotion0/xCoord[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     1.144 r  ballMotion0/xCoord1_carry_i_7/O
                         net (fo=1, routed)           0.501     1.645    ballMotion0/xCoord1_carry_i_7_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     1.769 r  ballMotion0/xCoord1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.769    ballMotion0/xCoord1_carry_i_3_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.145 r  ballMotion0/xCoord1_carry/CO[3]
                         net (fo=9, routed)           1.163     3.308    ballMotion0/xCoord1
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.150     3.458 f  ballMotion0/xCoord[0]_i_2/O
                         net (fo=1, routed)           0.165     3.623    ballMotion0/xCoord[0]_i_2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.328     3.951 r  ballMotion0/xCoord[0]_i_1/O
                         net (fo=1, routed)           0.000     3.951    ballMotion0/xCoord[0]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  ballMotion0/xCoord_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.519     7.758    ballMotion0/clk108MHz
    SLICE_X8Y85          FDRE                                         r  ballMotion0/xCoord_reg[0]/C
                         clock pessimism              0.559     8.318    
                         clock uncertainty           -0.072     8.245    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.081     8.326    ballMotion0/xCoord_reg[0]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 videoRow_stg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.595    -0.569    clk108MHz
    SLICE_X3Y79          FDRE                                         r  videoRow_stg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  videoRow_stg4_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.372    videoRow_stg4[9]
    SLICE_X3Y79          FDRE                                         r  videoRow_stg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.866    -0.807    clk108MHz
    SLICE_X3Y79          FDRE                                         r  videoRow_stg5_reg[9]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.076    -0.493    videoRow_stg5_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BTNL_instance/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BTNL_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.601    -0.563    BTNL_instance/clk108MHz
    SLICE_X6Y89          FDRE                                         r  BTNL_instance/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  BTNL_instance/q_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.287    BTNL_instance/q_reg_n_0_[3]
    SLICE_X6Y90          SRL16E                                       r  BTNL_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.873    -0.800    BTNL_instance/clk108MHz
    SLICE_X6Y90          SRL16E                                       r  BTNL_instance/q_reg[1]_srl2/CLK
                         clock pessimism              0.254    -0.546    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.429    BTNL_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 videoRow_stg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoPixelRGB_stg4_reg[11]_i_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.606%)  route 0.244ns (63.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.597    clk108MHz
    SLICE_X9Y80          FDRE                                         r  videoRow_stg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  videoRow_stg1_reg[3]/Q
                         net (fo=7, routed)           0.244    -0.212    videoRow_stg1_reg__0[3]
    RAMB18_X0Y32         RAMB18E1                                     r  videoPixelRGB_stg4_reg[11]_i_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.881    -0.792    clk108MHz
    RAMB18_X0Y32         RAMB18E1                                     r  videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.355    videoPixelRGB_stg4_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ballMotion0/xVelPos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xVelPos_stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.573    -0.591    ballMotion0/clk108MHz
    SLICE_X9Y88          FDRE                                         r  ballMotion0/xVelPos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  ballMotion0/xVelPos_reg/Q
                         net (fo=7, routed)           0.091    -0.359    ballMotion0/xVelPos
    SLICE_X9Y88          FDRE                                         r  ballMotion0/xVelPos_stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.844    -0.829    ballMotion0/clk108MHz
    SLICE_X9Y88          FDRE                                         r  ballMotion0/xVelPos_stg2_reg/C
                         clock pessimism              0.238    -0.591    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.075    -0.516    ballMotion0/xVelPos_stg2_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 BTND_instance/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BTND_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.597    -0.567    BTND_instance/clk108MHz
    SLICE_X1Y81          FDRE                                         r  BTND_instance/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  BTND_instance/q_reg[3]/Q
                         net (fo=1, routed)           0.153    -0.273    BTND_instance/q_reg_n_0_[3]
    SLICE_X2Y81          SRL16E                                       r  BTND_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.805    BTND_instance/clk108MHz
    SLICE_X2Y81          SRL16E                                       r  BTND_instance/q_reg[1]_srl2/CLK
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.436    BTND_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 BTNU_instance/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BTNU_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.603    -0.561    BTNU_instance/clk108MHz
    SLICE_X0Y91          FDRE                                         r  BTNU_instance/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  BTNU_instance/q_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.264    BTNU_instance/q_reg_n_0_[3]
    SLICE_X2Y91          SRL16E                                       r  BTNU_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.876    -0.797    BTNU_instance/clk108MHz
    SLICE_X2Y91          SRL16E                                       r  BTNU_instance/q_reg[1]_srl2/CLK
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y91          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.428    BTNU_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 videoPixelRGB_stg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoPixelRGB_stg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.574    -0.590    clk108MHz
    SLICE_X9Y91          FDRE                                         r  videoPixelRGB_stg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  videoPixelRGB_stg4_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.339    videoPixelRGB_stg4[2]
    SLICE_X9Y92          FDRE                                         r  videoPixelRGB_stg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.845    -0.828    clk108MHz
    SLICE_X9Y92          FDRE                                         r  videoPixelRGB_stg5_reg[2]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.070    -0.504    videoPixelRGB_stg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 videoRow_stg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.594    -0.570    clk108MHz
    SLICE_X7Y79          FDRE                                         r  videoRow_stg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  videoRow_stg2_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.316    p_1_in1_in[2]
    SLICE_X5Y79          FDRE                                         r  videoRow_stg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.863    -0.810    clk108MHz
    SLICE_X5Y79          FDRE                                         r  videoRow_stg3_reg[4]/C
                         clock pessimism              0.254    -0.556    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070    -0.486    videoRow_stg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 videoColumn_stg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.566    -0.598    clk108MHz
    SLICE_X11Y79         FDRE                                         r  videoColumn_stg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  videoColumn_stg2_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.336    p_1_in[3]
    SLICE_X11Y80         FDRE                                         r  videoColumn_stg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.836    -0.837    clk108MHz
    SLICE_X11Y80         FDRE                                         r  videoColumn_stg3_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X11Y80         FDRE (Hold_fdre_C_D)         0.072    -0.511    videoColumn_stg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 videoColumn_stg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.568    -0.596    clk108MHz
    SLICE_X13Y81         FDRE                                         r  videoColumn_stg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  videoColumn_stg4_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.345    videoColumn_stg4[6]
    SLICE_X13Y81         FDRE                                         r  videoColumn_stg5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.837    -0.836    clk108MHz
    SLICE_X13Y81         FDRE                                         r  videoColumn_stg5_reg[6]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.072    -0.524    videoColumn_stg5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108MHz_videoClk108MHz
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y33     videoPixelRGB_stg5_reg[11]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y32     videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   videoClk108MHz_0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y81      BTND_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y81      BTND_instance/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y90      BTNL_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y89      BTNL_instance/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y90      BTNR_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y89      BTNR_instance/q_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNL_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y79     videoColumn_stg4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y79     videoColumn_stg4_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y81      BTND_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y81      BTND_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNL_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y91      BTNU_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y91      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y91      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y91      CPU_RESETN_instance/q_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y81      BTND_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y81      BTND_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNL_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNL_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y90      BTNR_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y91      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y91      CPU_RESETN_instance/q_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_videoClk108MHz
  To Clock:  clkfbout_videoClk108MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_videoClk108MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   videoClk108MHz_0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT



