#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 12:48:06 2024
# Process ID: 22059
# Current directory: /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/design_1_dzielnik_1Khz_z_10mHz_0_0_synth_1
# Command line: vivado -log design_1_dzielnik_1Khz_z_10mHz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dzielnik_1Khz_z_10mHz_0_0.tcl
# Log file: /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/design_1_dzielnik_1Khz_z_10mHz_0_0_synth_1/design_1_dzielnik_1Khz_z_10mHz_0_0.vds
# Journal file: /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/design_1_dzielnik_1Khz_z_10mHz_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_dzielnik_1Khz_z_10mHz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/SegmentsIP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/dzielnikIP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/blink'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/Bin_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/MUX_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/Licznik_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_dzielnik_1Khz_z_10mHz_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22194
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2091.688 ; gain = 0.000 ; free physical = 5254 ; free virtual = 10680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dzielnik_1Khz_z_10mHz_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_dzielnik_1Khz_z_10mHz_0_0/synth/design_1_dzielnik_1Khz_z_10mHz_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'dzielnik_1Khz_z_10mHz' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ipshared/98e0/src/dzielnik_1Khz_z_50mHz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dzielnik_1Khz_z_10mHz' (1#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ipshared/98e0/src/dzielnik_1Khz_z_50mHz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dzielnik_1Khz_z_10mHz_0_0' (2#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_dzielnik_1Khz_z_10mHz_0_0/synth/design_1_dzielnik_1Khz_z_10mHz_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.688 ; gain = 0.000 ; free physical = 7151 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.688 ; gain = 0.000 ; free physical = 7146 ; free virtual = 12573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 7151 ; free virtual = 12579
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 7140 ; free virtual = 12570
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 5099 ; free virtual = 10543
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4988 ; free virtual = 10432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4986 ; free virtual = 10430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4730 ; free virtual = 10174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4729 ; free virtual = 10173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4728 ; free virtual = 10172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4727 ; free virtual = 10171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4726 ; free virtual = 10170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4725 ; free virtual = 10169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     3|
|6     |LUT6   |    17|
|7     |FDCE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |    44|
|2     |  inst   |dzielnik_1Khz_z_10mHz |    44|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4724 ; free virtual = 10168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.715 ; gain = 6.027 ; free physical = 4720 ; free virtual = 10164
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.723 ; gain = 6.027 ; free physical = 4719 ; free virtual = 10163
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.723 ; gain = 0.000 ; free physical = 4717 ; free virtual = 10161
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.723 ; gain = 0.000 ; free physical = 4643 ; free virtual = 10091
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2097.723 ; gain = 6.035 ; free physical = 4773 ; free virtual = 10221
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/design_1_dzielnik_1Khz_z_10mHz_0_0_synth_1/design_1_dzielnik_1Khz_z_10mHz_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_dzielnik_1Khz_z_10mHz_0_0, cache-ID = 244e3bba995592c8
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/design_1_dzielnik_1Khz_z_10mHz_0_0_synth_1/design_1_dzielnik_1Khz_z_10mHz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_dzielnik_1Khz_z_10mHz_0_0_utilization_synth.rpt -pb design_1_dzielnik_1Khz_z_10mHz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 12:48:32 2024...
