// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module SVVLsu(
  input          clock,
                 reset,
                 io_mUop_valid,
  input  [5:0]   io_mUop_bits_uop_ctrl_funct6,
  input  [2:0]   io_mUop_bits_uop_ctrl_funct3,
  input          io_mUop_bits_uop_ctrl_vm,
  input  [4:0]   io_mUop_bits_uop_ctrl_vs2,
  input          io_mUop_bits_uop_ctrl_load,
                 io_mUop_bits_uop_ctrl_store,
  input  [2:0]   io_mUop_bits_uop_info_vsew,
  input  [7:0]   io_mUop_bits_uop_info_vl,
  input  [6:0]   io_mUop_bits_uop_info_vstart,
                 io_mUop_bits_uop_uopIdx,
  input  [2:0]   io_mUop_bits_uop_segIndex,
  input          io_mUop_bits_uop_uopEnd,
  input  [63:0]  io_mUop_bits_scalar_opnd_1,
                 io_mUop_bits_scalar_opnd_2,
  input  [127:0] io_mUop_bits_uopRegInfo_vs2,
                 io_mUop_bits_uopRegInfo_mask,
                 io_mUop_bits_uopRegInfo_old_vd,
  input          io_mUopMergeAttr_bits_rfWriteEn,
  input  [4:0]   io_mUopMergeAttr_bits_ldest,
                 io_mUopMergeAttr_bits_regDstIdx,
  input  [3:0]   io_mUopMergeAttr_bits_regCount,
  input          io_dataExchange_req_ready,
                 io_dataExchange_resp_valid,
  input  [4:0]   io_dataExchange_resp_bits_idx,
  input  [63:0]  io_dataExchange_resp_bits_data,
  input          io_dataExchange_resp_bits_nack,
                 io_dataExchange_resp_bits_has_data,
                 io_dataExchange_xcpt_ma_ld,
                 io_dataExchange_xcpt_ma_st,
                 io_dataExchange_xcpt_pf_ld,
                 io_dataExchange_xcpt_pf_st,
                 io_dataExchange_xcpt_gf_ld,
                 io_dataExchange_xcpt_gf_st,
                 io_dataExchange_xcpt_ae_ld,
                 io_dataExchange_xcpt_ae_st,
  output         io_lsuOut_valid,
  output [127:0] io_lsuOut_bits_data,
  output         io_lsuOut_bits_rfWriteEn,
  output [15:0]  io_lsuOut_bits_rfWriteMask,
  output [4:0]   io_lsuOut_bits_rfWriteIdx,
  output         io_lsuOut_bits_muopEnd,
                 io_lsuOut_bits_isSegLoad,
  output [4:0]   io_lsuOut_bits_regStartIdx,
  output [3:0]   io_lsuOut_bits_regCount,
  output         io_lsuOut_bits_xcpt_exception_vld,
                 io_lsuOut_bits_xcpt_update_vl,
  output [7:0]   io_lsuOut_bits_xcpt_update_data,
  output         io_lsuOut_bits_xcpt_xcpt_cause_ma_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_ma_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_pf_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_pf_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_gf_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_gf_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_ae_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_ae_st,
  output [63:0]  io_lsuOut_bits_xcpt_xcpt_addr,
  output         io_dataExchange_req_valid,
  output [4:0]   io_dataExchange_req_bits_idx,
  output [63:0]  io_dataExchange_req_bits_addr,
  output         io_dataExchange_req_bits_cmd,
  output [63:0]  io_dataExchange_req_bits_data,
  output [7:0]   io_dataExchange_req_bits_mask,
  output         io_lsuReady
);

  reg  [63:0]      addrReg;	// @[SVVLsu.scala:19:26]
  reg  [1:0]       ldstEnqPtr;	// @[SVVLsu.scala:23:34]
  reg  [1:0]       issueLdstPtr;	// @[SVVLsu.scala:24:34]
  reg  [1:0]       commitPtr;	// @[SVVLsu.scala:25:34]
  reg              ldstUopQueue_0_valid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_status;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_memOp;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_masked;	// @[SVVLsu.scala:26:34]
  reg  [2:0]       ldstUopQueue_0_size;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_0_addr;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_0_pos;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_0_destElem;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_0_data;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_muopEnd;	// @[SVVLsu.scala:26:34]
  reg  [3:0]       ldstUopQueue_0_commitInfo_regCount;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_0_commitInfo_regStartIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_rfWriteEn;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_0_commitInfo_rfWriteIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_isFof;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_xcpt_xcptValid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_xcpt_ma;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_xcpt_pf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_xcpt_ae;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_0_commitInfo_xcpt_gf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_valid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_status;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_memOp;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_masked;	// @[SVVLsu.scala:26:34]
  reg  [2:0]       ldstUopQueue_1_size;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_1_addr;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_1_pos;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_1_destElem;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_1_data;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_muopEnd;	// @[SVVLsu.scala:26:34]
  reg  [3:0]       ldstUopQueue_1_commitInfo_regCount;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_1_commitInfo_regStartIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_rfWriteEn;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_1_commitInfo_rfWriteIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_isFof;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_xcpt_xcptValid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_xcpt_ma;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_xcpt_pf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_xcpt_ae;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_1_commitInfo_xcpt_gf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_valid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_status;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_memOp;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_masked;	// @[SVVLsu.scala:26:34]
  reg  [2:0]       ldstUopQueue_2_size;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_2_addr;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_2_pos;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_2_destElem;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_2_data;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_muopEnd;	// @[SVVLsu.scala:26:34]
  reg  [3:0]       ldstUopQueue_2_commitInfo_regCount;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_2_commitInfo_regStartIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_rfWriteEn;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_2_commitInfo_rfWriteIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_isFof;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_xcpt_xcptValid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_xcpt_ma;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_xcpt_pf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_xcpt_ae;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_2_commitInfo_xcpt_gf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_valid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_status;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_memOp;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_masked;	// @[SVVLsu.scala:26:34]
  reg  [2:0]       ldstUopQueue_3_size;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_3_addr;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_3_pos;	// @[SVVLsu.scala:26:34]
  reg  [7:0]       ldstUopQueue_3_destElem;	// @[SVVLsu.scala:26:34]
  reg  [63:0]      ldstUopQueue_3_data;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_muopEnd;	// @[SVVLsu.scala:26:34]
  reg  [3:0]       ldstUopQueue_3_commitInfo_regCount;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_3_commitInfo_regStartIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_rfWriteEn;	// @[SVVLsu.scala:26:34]
  reg  [4:0]       ldstUopQueue_3_commitInfo_rfWriteIdx;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_isFof;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_xcpt_xcptValid;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_xcpt_ma;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_xcpt_pf;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_xcpt_ae;	// @[SVVLsu.scala:26:34]
  reg              ldstUopQueue_3_commitInfo_xcpt_gf;	// @[SVVLsu.scala:26:34]
  wire [2:0]       _GEN = {1'h0, commitPtr};	// @[SVVLsu.scala:22:35, :25:34, :28:112]
  wire [3:0]       ldstCtrl_ldstType = (&(io_mUop_bits_uop_ctrl_funct6[1:0])) ? 4'h8 : {1'h0, io_mUop_bits_uop_ctrl_funct6[1:0] == 2'h2 ? 3'h4 : {1'h0, io_mUop_bits_uop_ctrl_funct6[1:0] == 2'h1 ? 2'h2 : 2'h1}};	// @[Mux.scala:81:{58,61}, SVLsuUtil.scala:211:26, SVVLsu.scala:22:35, :28:90, :128:57]
  wire             _T_4 = ldstCtrl_ldstType == 4'h4;	// @[Mux.scala:81:58, SVVLsu.scala:28:90, :63:45]
  wire [63:0]      stride = _T_4 ? io_mUop_bits_scalar_opnd_2 : 64'h2B67;	// @[SVVLsu.scala:63:{26,45}]
  wire [3:0][63:0] _GEN_0 = {{ldstUopQueue_3_data}, {ldstUopQueue_2_data}, {ldstUopQueue_1_data}, {ldstUopQueue_0_data}};	// @[SVVLsu.scala:26:34, :128:57]
  wire [3:0]       _GEN_1 = {{ldstUopQueue_3_valid}, {ldstUopQueue_2_valid}, {ldstUopQueue_1_valid}, {ldstUopQueue_0_valid}};	// @[SVVLsu.scala:26:34, :153:49]
  wire             _GEN_2 = _GEN_1[issueLdstPtr];	// @[SVVLsu.scala:24:34, :153:49]
  wire [3:0]       _GEN_3 = {{ldstUopQueue_3_memOp}, {ldstUopQueue_2_memOp}, {ldstUopQueue_1_memOp}, {ldstUopQueue_0_memOp}};	// @[SVVLsu.scala:26:34, :153:49]
  wire             _GEN_4 = _GEN_3[issueLdstPtr];	// @[SVVLsu.scala:24:34, :153:49]
  wire [3:0]       _GEN_5 = {{ldstUopQueue_3_masked}, {ldstUopQueue_2_masked}, {ldstUopQueue_1_masked}, {ldstUopQueue_0_masked}};	// @[SVVLsu.scala:26:34, :153:49]
  wire             _GEN_6 = _GEN_5[issueLdstPtr];	// @[SVVLsu.scala:24:34, :153:49]
  wire [3:0][2:0]  _GEN_7 = {{ldstUopQueue_3_size}, {ldstUopQueue_2_size}, {ldstUopQueue_1_size}, {ldstUopQueue_0_size}};	// @[SVVLsu.scala:26:34, :153:49]
  wire [3:0][63:0] _GEN_8 = {{ldstUopQueue_3_addr}, {ldstUopQueue_2_addr}, {ldstUopQueue_1_addr}, {ldstUopQueue_0_addr}};	// @[SVVLsu.scala:26:34, :153:49]
  wire [63:0]      _GEN_9 = _GEN_8[issueLdstPtr];	// @[SVVLsu.scala:24:34, :153:49]
  wire [3:0]       _GEN_10 = {{ldstUopQueue_3_commitInfo_xcpt_xcptValid}, {ldstUopQueue_2_commitInfo_xcpt_xcptValid}, {ldstUopQueue_1_commitInfo_xcpt_xcptValid}, {ldstUopQueue_0_commitInfo_xcpt_xcptValid}};	// @[SVVLsu.scala:26:34, :153:49]
  wire             isNoXcptMaskUop = _GEN_2 & ~_GEN_10[issueLdstPtr] & ~_GEN_6;	// @[SVVLsu.scala:24:34, :153:{49,90,93}]
  wire [126:0]     issueWData = {63'h0, _GEN_0[issueLdstPtr]} << {121'h0, _GEN_9[2:0], 3'h0};	// @[SVLsuUtil.scala:259:13, SVVLsu.scala:24:34, :26:83, :109:25, :128:57, :153:49, :175:32]
  wire [7:0]       _issueWMask_0_T_2 = {5'h0, _GEN_9[2:0]} + (8'h1 << _GEN_7[issueLdstPtr]);	// @[SVLsuUtil.scala:226:26, :259:13, SVVLsu.scala:24:34, :26:83, :153:49, :172:29, :180:70]
  wire [3:0]       _GEN_11 = {{ldstUopQueue_3_status}, {ldstUopQueue_2_status}, {ldstUopQueue_1_status}, {ldstUopQueue_0_status}};	// @[SVVLsu.scala:26:34, :221:88]
  wire             _GEN_12 = _GEN_3[commitPtr];	// @[SVVLsu.scala:25:34, :153:49, :221:88]
  wire [2:0]       _GEN_13 = _GEN_7[commitPtr];	// @[SVVLsu.scala:25:34, :153:49, :221:88]
  wire [3:0][7:0]  _GEN_14 = {{ldstUopQueue_3_pos}, {ldstUopQueue_2_pos}, {ldstUopQueue_1_pos}, {ldstUopQueue_0_pos}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [7:0]       _GEN_15 = _GEN_14[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  wire [3:0][7:0]  _GEN_16 = {{ldstUopQueue_3_destElem}, {ldstUopQueue_2_destElem}, {ldstUopQueue_1_destElem}, {ldstUopQueue_0_destElem}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0]       _GEN_17 = {{ldstUopQueue_3_commitInfo_muopEnd}, {ldstUopQueue_2_commitInfo_muopEnd}, {ldstUopQueue_1_commitInfo_muopEnd}, {ldstUopQueue_0_commitInfo_muopEnd}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0][3:0]  _GEN_18 = {{ldstUopQueue_3_commitInfo_regCount}, {ldstUopQueue_2_commitInfo_regCount}, {ldstUopQueue_1_commitInfo_regCount}, {ldstUopQueue_0_commitInfo_regCount}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0][4:0]  _GEN_19 = {{ldstUopQueue_3_commitInfo_regStartIdx}, {ldstUopQueue_2_commitInfo_regStartIdx}, {ldstUopQueue_1_commitInfo_regStartIdx}, {ldstUopQueue_0_commitInfo_regStartIdx}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0]       _GEN_20 = {{ldstUopQueue_3_commitInfo_rfWriteEn}, {ldstUopQueue_2_commitInfo_rfWriteEn}, {ldstUopQueue_1_commitInfo_rfWriteEn}, {ldstUopQueue_0_commitInfo_rfWriteEn}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0][4:0]  _GEN_21 = {{ldstUopQueue_3_commitInfo_rfWriteIdx}, {ldstUopQueue_2_commitInfo_rfWriteIdx}, {ldstUopQueue_1_commitInfo_rfWriteIdx}, {ldstUopQueue_0_commitInfo_rfWriteIdx}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0]       _GEN_22 = {{ldstUopQueue_3_commitInfo_isFof}, {ldstUopQueue_2_commitInfo_isFof}, {ldstUopQueue_1_commitInfo_isFof}, {ldstUopQueue_0_commitInfo_isFof}};	// @[SVVLsu.scala:26:34, :221:88]
  wire [3:0]       _GEN_23 = {{ldstUopQueue_3_commitInfo_xcpt_ma}, {ldstUopQueue_2_commitInfo_xcpt_ma}, {ldstUopQueue_1_commitInfo_xcpt_ma}, {ldstUopQueue_0_commitInfo_xcpt_ma}};	// @[SVVLsu.scala:26:34, :221:88]
  wire             _GEN_24 = _GEN_23[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  wire [3:0]       _GEN_25 = {{ldstUopQueue_3_commitInfo_xcpt_pf}, {ldstUopQueue_2_commitInfo_xcpt_pf}, {ldstUopQueue_1_commitInfo_xcpt_pf}, {ldstUopQueue_0_commitInfo_xcpt_pf}};	// @[SVVLsu.scala:26:34, :221:88]
  wire             _GEN_26 = _GEN_25[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  wire [3:0]       _GEN_27 = {{ldstUopQueue_3_commitInfo_xcpt_ae}, {ldstUopQueue_2_commitInfo_xcpt_ae}, {ldstUopQueue_1_commitInfo_xcpt_ae}, {ldstUopQueue_0_commitInfo_xcpt_ae}};	// @[SVVLsu.scala:26:34, :221:88]
  wire             _GEN_28 = _GEN_27[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  wire [3:0]       _GEN_29 = {{ldstUopQueue_3_commitInfo_xcpt_gf}, {ldstUopQueue_2_commitInfo_xcpt_gf}, {ldstUopQueue_1_commitInfo_xcpt_gf}, {ldstUopQueue_0_commitInfo_xcpt_gf}};	// @[SVVLsu.scala:26:34, :221:88]
  wire             _GEN_30 = _GEN_29[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  wire             _io_lsuOut_valid_output = _GEN_1[commitPtr] & _GEN_11[commitPtr];	// @[SVVLsu.scala:25:34, :153:49, :221:{54,88}]
  wire             commitXcpt = _io_lsuOut_valid_output & _GEN_10[commitPtr];	// @[SVVLsu.scala:25:34, :153:49, :221:{54,88}, :222:34]
  wire [14:0]      _commitWMask_15_T_2 = {7'h0, _GEN_16[commitPtr]} << _GEN_13;	// @[SVLsuUtil.scala:226:26, SVVLsu.scala:25:34, :221:88, :230:60]
  wire [262206:0]  commitWData = {262143'h0, _GEN_0[commitPtr]} << {262189'h0, _commitWMask_15_T_2, 3'h0};	// @[SVVLsu.scala:25:34, :26:83, :128:57, :221:88, :230:{40,60}]
  wire [14:0]      _GEN_31 = {7'h0, 8'h1 << _GEN_13};	// @[SVLsuUtil.scala:226:26, SVVLsu.scala:221:88, :227:34, :234:119]
  wire [14:0]      _commitWMask_1_T_4 = _commitWMask_15_T_2 + _GEN_31;	// @[SVVLsu.scala:230:60, :234:119]
  wire [14:0]      _commitWMask_3_T_4 = _commitWMask_15_T_2 + _GEN_31;	// @[SVVLsu.scala:230:60, :234:119]
  wire [14:0]      _commitWMask_7_T_4 = _commitWMask_15_T_2 + _GEN_31;	// @[SVVLsu.scala:230:60, :234:119]
  wire [14:0]      _commitWMask_15_T_4 = _commitWMask_15_T_2 + _GEN_31;	// @[SVVLsu.scala:230:60, :234:119]
  wire             fofValid = _GEN_22[commitPtr] & (|_GEN_15);	// @[SVVLsu.scala:25:34, :221:88, :248:{61,71}]
  wire             _io_lsuOut_bits_xcpt_xcpt_cause_T_1 = fofValid | ~commitXcpt;	// @[SVVLsu.scala:222:34, :248:61, :254:{55,58}]
  wire [3:0]       _GEN_32 = {2'h0, commitPtr};	// @[SVVLsu.scala:23:34, :25:34, :28:112]
  wire [4:0]       ldstCtrl_unitSMop = io_mUop_bits_uop_ctrl_funct6[1:0] == 2'h0 ? io_mUop_bits_uop_ctrl_vs2 : 5'h1F;	// @[SVLsuUtil.scala:211:26, :224:{29,35}, SVVLsu.scala:23:34]
  wire [3:0]       ldstCtrl_eewb = 4'h1 << io_mUop_bits_uop_ctrl_funct3[1:0];	// @[SVLsuUtil.scala:227:{26,35}, :230:31]
  wire             _T_9 = ldstCtrl_ldstType == 4'h8;	// @[Mux.scala:81:58, SVLsuUtil.scala:229:46]
  wire             _T_10 = ldstCtrl_ldstType == 4'h2;	// @[Mux.scala:81:58, SVLsuUtil.scala:229:85]
  wire [7:0]       ldstCtrl_sewb = 8'h1 << io_mUop_bits_uop_info_vsew;	// @[SVLsuUtil.scala:226:26]
  wire [3:0]       ldstCtrl_memwb = _T_9 | _T_10 ? ldstCtrl_sewb[3:0] : ldstCtrl_eewb;	// @[SVLsuUtil.scala:226:26, :227:26, :229:{31,46,68,85}]
  wire [1:0]       ldstCtrl_log2Memwb = _T_9 | _T_10 ? io_mUop_bits_uop_info_vsew[1:0] : io_mUop_bits_uop_ctrl_funct3[1:0];	// @[SVLsuUtil.scala:227:35, :229:{46,85}, :233:{31,68}]
  wire [4:0]       ldstCtrl_elen = 5'h10 >> io_mUop_bits_uop_ctrl_funct3[1:0];	// @[SVLsuUtil.scala:227:35, :235:36, :236:36]
  wire [1:0]       _ldstCtrl_ctrl_log2Elen_T_12 = ldstCtrl_elen[2:1] | {2{ldstCtrl_elen[3]}};	// @[Mux.scala:27:73, :29:36, SVLsuUtil.scala:236:36]
  wire [13:0]      _GEN_33 = {7'h0, io_mUop_bits_uop_uopIdx};	// @[SVLsuUtil.scala:226:26, SVVLsu.scala:54:31]
  wire             negStride = $signed(stride) < 64'sh0;	// @[SVVLsu.scala:19:26, :60:30, :63:26]
  wire [63:0]      strideAbs = negStride ? 64'h0 - stride : stride;	// @[SVVLsu.scala:19:26, :60:30, :61:{26,39}, :63:26]
  wire [3:0]       _ldstCtrl_ctrl_nfield_T_1 = {1'h0, io_mUop_bits_uop_ctrl_funct6[5:3]} + 4'h1;	// @[SVLsuUtil.scala:210:26, :230:{31,88}, SVVLsu.scala:22:35]
  wire             validLdstSegReq = io_mUop_valid & (io_mUop_bits_uop_ctrl_load | io_mUop_bits_uop_ctrl_store) & (|(ldstCtrl_unitSMop == 5'h8 ? 3'h0 : _ldstCtrl_ctrl_nfield_T_1[3:1]));	// @[SVLsuUtil.scala:224:29, :230:{31,46,88}, SVVLsu.scala:26:83, :66:{73,92}, Vsplit.scala:74:21]
  wire             _T = ldstCtrl_ldstType == 4'h1;	// @[Mux.scala:81:58, SVLsuUtil.scala:230:31, SVVLsu.scala:69:33]
  wire [63:0]      _addr_T_1 = addrReg + {60'h0, ldstCtrl_memwb};	// @[SVLsuUtil.scala:229:31, :251:15, SVVLsu.scala:19:26, :73:33]
  wire             _GEN_34 = (|io_mUop_bits_uop_segIndex) | (|(io_mUop_bits_uop_uopIdx[5:0]));	// @[SVLsuUtil.scala:163:25, SVVLsu.scala:70:{35,62,71}, :71:22, :73:22]
  wire             _T_7 = ~(|io_mUop_bits_uop_segIndex) & ~(|(io_mUop_bits_uop_uopIdx[5:0]));	// @[SVLsuUtil.scala:163:25, SVVLsu.scala:70:{35,62}, :77:{35,43,62}]
  wire [63:0]      _addr_T_3 = addrReg - strideAbs;	// @[SVVLsu.scala:19:26, :61:26, :81:48]
  wire [63:0]      _addr_T_5 = addrReg + strideAbs;	// @[SVVLsu.scala:19:26, :61:26, :81:69]
  wire [5:0]       _GEN_35 = {3'h0, io_mUop_bits_uop_segIndex};	// @[SVVLsu.scala:26:83, :84:52]
  wire [5:0]       _GEN_36 = {4'h0, ldstCtrl_log2Memwb};	// @[SVLsuUtil.scala:233:31, SVVLsu.scala:26:83, :84:52]
  wire [63:0]      _addr_T_9 = addrReg + {58'h0, _GEN_35 << _GEN_36};	// @[SVVLsu.scala:19:26, :84:{33,52}, :207:29]
  wire             _T_11 = _T_9 | _T_10;	// @[SVLsuUtil.scala:229:{46,85}, SVVLsu.scala:86:61]
  wire [127:0]     _idxVal_T = io_mUop_bits_uopRegInfo_vs2 >> ({7'h0, _GEN_33 - ({7'h0, io_mUop_bits_uop_uopIdx >> {4'h0, ldstCtrl_elen[4], _ldstCtrl_ctrl_log2Elen_T_12}} << {11'h0, ldstCtrl_elen[4], _ldstCtrl_ctrl_log2Elen_T_12})} << {1'h0, io_mUop_bits_uop_ctrl_funct3[1:0]} + 3'h3);	// @[Mux.scala:27:73, :29:36, SVLsuUtil.scala:226:26, :227:35, :236:36, SVVLsu.scala:22:35, :26:83, :29:39, :54:{31,41,63,86,108}, :56:37]
  wire [190:0]     _idxMask_T = 191'h1 << {184'h0, ldstCtrl_eewb, 3'h0};	// @[SVLsuUtil.scala:227:26, SVVLsu.scala:26:83, :55:50]
  wire [63:0]      _addr_T_11 = io_mUop_bits_scalar_opnd_1 + (_idxVal_T[63:0] & _idxMask_T[63:0] - 64'h1);	// @[SVVLsu.scala:55:{50,58}, :56:{37,50}, :88:34]
  wire [63:0]      _addr_T_14 = addrReg + {58'h0, _GEN_35 << _GEN_36};	// @[SVVLsu.scala:19:26, :84:52, :91:{32,51}, :207:29]
  wire [3:0]       _GEN_37 = (validLdstSegReq ? (_T ? (_GEN_34 ? _addr_T_1[3:0] : io_mUop_bits_scalar_opnd_1[3:0]) : _T_4 ? (_T_7 ? io_mUop_bits_scalar_opnd_1[3:0] : (|io_mUop_bits_uop_segIndex) ? _addr_T_9[3:0] : negStride ? _addr_T_3[3:0] : _addr_T_5[3:0]) : _T_11 ? ((|io_mUop_bits_uop_segIndex) ? _addr_T_14[3:0] : _addr_T_11[3:0]) : 4'h0) : 4'h0) & (4'h1 << ldstCtrl_log2Memwb) - 4'h1;	// @[SVLsuUtil.scala:230:31, :233:31, :250:{25,34}, :251:15, SVVLsu.scala:26:83, :60:30, :63:45, :66:73, :68:28, :69:{33,54}, :70:{35,71}, :71:22, :73:{22,33}, :76:64, :77:{43,71}, :78:22, :80:50, :81:{22,28,48,69}, :84:{22,33}, :86:{61,106}, :87:44, :88:{22,34}, :91:{21,32}, :94:18, :97:14]
  wire [127:0]     _isMasked_T = io_mUop_bits_uopRegInfo_mask >> io_mUop_bits_uop_uopIdx;	// @[SVVLsu.scala:120:60]
  wire             isMasked = ~io_mUop_bits_uop_ctrl_vm & ~(_isMasked_T[0]) | io_mUop_bits_uop_info_vl == 8'h0;	// @[SVVLsu.scala:26:83, :119:24, :120:{23,46,60,69}]
  wire [7:0]       _GEN_38 = {1'h0, io_mUop_bits_uop_uopIdx};	// @[SVVLsu.scala:22:35, :121:66]
  wire             canEnqueue = validLdstSegReq & (io_mUop_bits_uop_uopIdx >= io_mUop_bits_uop_info_vstart & _GEN_38 < io_mUop_bits_uop_info_vl | io_mUop_bits_uop_uopEnd);	// @[SVVLsu.scala:66:73, :121:{36,47,57,66,72}]
  wire             misalignXcpt_xcptValid = (|_GEN_37) & ~isMasked;	// @[SVLsuUtil.scala:251:{15,23}, SVVLsu.scala:120:69, :124:{44,46}]
  wire             misalignXcpt_ma = (|_GEN_37) & ~isMasked;	// @[SVLsuUtil.scala:251:{15,23}, SVVLsu.scala:120:69, :124:46, :125:44]
  wire             _GEN_39 = canEnqueue & ldstEnqPtr == 2'h0;	// @[SVVLsu.scala:23:34, :26:34, :121:36, :127:23, :128:57]
  wire             _GEN_40 = canEnqueue & ldstEnqPtr == 2'h1;	// @[SVVLsu.scala:23:34, :26:34, :121:36, :127:23, :128:57]
  wire             _GEN_41 = canEnqueue & ldstEnqPtr == 2'h2;	// @[Mux.scala:81:58, SVVLsu.scala:23:34, :26:34, :121:36, :127:23, :128:57]
  wire             _GEN_42 = canEnqueue & (&ldstEnqPtr);	// @[SVVLsu.scala:23:34, :26:34, :121:36, :127:23, :128:57]
  wire             _ldstUopQueue_status_T_1 = (|_GEN_37) | isMasked;	// @[SVLsuUtil.scala:251:{15,23}, SVVLsu.scala:120:69, :129:77]
  wire             _ldstUopQueue_commitInfo_isFof_T = ldstCtrl_unitSMop == 5'h10;	// @[SVLsuUtil.scala:224:29, :235:36, SVVLsu.scala:140:78]
  wire [7:0]       _memXcpt_T = {io_dataExchange_xcpt_ma_ld, io_dataExchange_xcpt_ma_st, io_dataExchange_xcpt_pf_ld, io_dataExchange_xcpt_pf_st, io_dataExchange_xcpt_gf_ld, io_dataExchange_xcpt_gf_st, io_dataExchange_xcpt_ae_ld, io_dataExchange_xcpt_ae_st};	// @[SVVLsu.scala:198:40]
  wire             _T_15 = io_dataExchange_resp_valid | (|_memXcpt_T);	// @[SVVLsu.scala:198:{40,47}, :208:38]
  wire             _GEN_43 = _T_15 & io_dataExchange_resp_bits_idx[1:0] == 2'h0;	// @[SVVLsu.scala:23:34, :127:23, :151:65, :208:{38,50}, :209:42]
  wire             _GEN_44 = _T_15 & io_dataExchange_resp_bits_idx[1:0] == 2'h1;	// @[SVVLsu.scala:127:23, :128:57, :151:65, :208:{38,50}, :209:42]
  wire             _GEN_45 = _T_15 & io_dataExchange_resp_bits_idx[1:0] == 2'h2;	// @[Mux.scala:81:58, SVVLsu.scala:127:23, :151:65, :208:{38,50}, :209:42]
  wire             _GEN_46 = _T_15 & (&(io_dataExchange_resp_bits_idx[1:0]));	// @[SVVLsu.scala:127:23, :151:65, :208:{38,50}, :209:42]
  wire             _ldstUopQueue_commitInfo_xcpt_ma_T = io_dataExchange_xcpt_ma_ld | io_dataExchange_xcpt_ma_st;	// @[SVLsuUtil.scala:101:26]
  wire             _ldstUopQueue_commitInfo_xcpt_pf_T = io_dataExchange_xcpt_pf_ld | io_dataExchange_xcpt_pf_st;	// @[SVLsuUtil.scala:102:26]
  wire             _ldstUopQueue_commitInfo_xcpt_ae_T = io_dataExchange_xcpt_ae_ld | io_dataExchange_xcpt_ae_st;	// @[SVLsuUtil.scala:103:26]
  wire             _ldstUopQueue_commitInfo_xcpt_gf_T = io_dataExchange_xcpt_gf_ld | io_dataExchange_xcpt_gf_st;	// @[SVLsuUtil.scala:104:26]
  wire             _GEN_47 = _io_lsuOut_valid_output & commitXcpt;	// @[SVVLsu.scala:127:23, :221:54, :222:34, :259:27, :260:27, :263:33]
  wire             _GEN_48 = _io_lsuOut_valid_output & (commitXcpt | commitPtr == 2'h0);	// @[SVVLsu.scala:23:34, :25:34, :208:50, :221:54, :222:34, :259:27, :260:27, :263:33, :270:44]
  wire             _GEN_49 = _io_lsuOut_valid_output & (commitXcpt | commitPtr == 2'h1);	// @[SVVLsu.scala:25:34, :128:57, :208:50, :221:54, :222:34, :259:27, :260:27, :263:33, :270:44]
  wire             _GEN_50 = _io_lsuOut_valid_output & (commitXcpt | commitPtr == 2'h2);	// @[Mux.scala:81:58, SVVLsu.scala:25:34, :208:50, :221:54, :222:34, :259:27, :260:27, :263:33, :270:44]
  wire             _GEN_51 = _io_lsuOut_valid_output & (commitXcpt | (&commitPtr));	// @[SVVLsu.scala:25:34, :208:50, :221:54, :222:34, :259:27, :260:27, :263:33, :270:44]
  wire [4:0]       ldstCtrl_mlen = 5'h10 >> ldstCtrl_log2Memwb;	// @[SVLsuUtil.scala:233:31, :235:36]
  wire [1:0]       _ldstCtrl_ctrl_log2Mlen_T_12 = ldstCtrl_mlen[2:1] | {2{ldstCtrl_mlen[3]}};	// @[Mux.scala:27:73, :29:36, SVLsuUtil.scala:235:36]
  wire [13:0]      destElem = _GEN_33 - ({7'h0, io_mUop_bits_uop_uopIdx >> {4'h0, ldstCtrl_mlen[4], _ldstCtrl_ctrl_log2Mlen_T_12}} << {11'h0, ldstCtrl_mlen[4], _ldstCtrl_ctrl_log2Mlen_T_12});	// @[Mux.scala:27:73, :29:36, SVLsuUtil.scala:226:26, :235:36, SVVLsu.scala:26:83, :54:{31,63}, :108:{28,38,60}]
  wire [2:0]       _GEN_52 = {1'h0, ldstCtrl_log2Memwb};	// @[SVLsuUtil.scala:233:31, SVVLsu.scala:22:35, :110:88]
  wire [127:0]     _destData_T_2 = io_mUop_bits_uopRegInfo_old_vd >> ({7'h0, destElem} << _GEN_52 + 3'h3);	// @[SVLsuUtil.scala:226:26, SVVLsu.scala:29:39, :108:28, :110:{52,65,88}]
  wire [127:0]     _destMask_T = 128'h1 << {121'h0, ldstCtrl_memwb, 3'h0};	// @[SVLsuUtil.scala:229:31, SVVLsu.scala:26:83, :109:25]
  wire [63:0]      _GEN_53 = io_mUop_bits_uop_ctrl_store ? _destData_T_2[63:0] & _destMask_T[63:0] - 64'h1 : _GEN_0[ldstEnqPtr];	// @[SVVLsu.scala:23:34, :109:{25,34}, :110:{52,98}, :128:57, :136:63]
  wire             loadComplete = ~_GEN_3[io_dataExchange_resp_bits_idx[1:0]] & io_dataExchange_resp_bits_has_data & ~(|_memXcpt_T);	// @[SVVLsu.scala:151:65, :153:49, :198:{40,47}, :199:54, :201:{59,62}]
  wire [2047:0]    _respLdData_T_3 = 2048'h1 << {2037'h0, 8'h1 << _GEN_7[io_dataExchange_resp_bits_idx[1:0]], 3'h0};	// @[SVLsuUtil.scala:226:26, SVVLsu.scala:26:83, :151:65, :153:49, :203:27, :207:61]
  wire [63:0]      respLdData = io_dataExchange_resp_bits_data >> {58'h0, _GEN_8[io_dataExchange_resp_bits_idx[1:0]][2:0], 3'h0} & _respLdData_T_3[63:0] - 64'h1;	// @[SVLsuUtil.scala:259:13, SVVLsu.scala:26:83, :151:65, :153:49, :207:{29,53,61,85}]
  wire [63:0]      _GEN_54 = _GEN_0[io_dataExchange_resp_bits_idx[1:0]];	// @[SVVLsu.scala:128:57, :151:65, :209:48]
  always @(posedge clock) begin
    if (reset) begin
      addrReg <= 64'h0;	// @[SVVLsu.scala:19:26]
      ldstEnqPtr <= 2'h0;	// @[SVVLsu.scala:23:34]
      issueLdstPtr <= 2'h0;	// @[SVVLsu.scala:23:34, :24:34]
      commitPtr <= 2'h0;	// @[SVVLsu.scala:23:34, :25:34]
      ldstUopQueue_0_valid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_status <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_memOp <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_masked <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_0_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_0_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_0_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_0_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_0_commitInfo_muopEnd <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_0_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_0_commitInfo_rfWriteEn <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_0_commitInfo_isFof <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_xcpt_xcptValid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_xcpt_ma <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_xcpt_pf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_xcpt_ae <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_0_commitInfo_xcpt_gf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_valid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_status <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_memOp <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_masked <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_1_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_1_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_1_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_1_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_1_commitInfo_muopEnd <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_1_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_1_commitInfo_rfWriteEn <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_1_commitInfo_isFof <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_xcpt_xcptValid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_xcpt_ma <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_xcpt_pf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_xcpt_ae <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_1_commitInfo_xcpt_gf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_valid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_status <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_memOp <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_masked <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_2_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_2_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_2_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_2_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_2_commitInfo_muopEnd <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_2_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_2_commitInfo_rfWriteEn <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_2_commitInfo_isFof <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_xcpt_xcptValid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_xcpt_ma <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_xcpt_pf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_xcpt_ae <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_2_commitInfo_xcpt_gf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_valid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_status <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_memOp <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_masked <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_3_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_3_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_3_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_3_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
      ldstUopQueue_3_commitInfo_muopEnd <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_3_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_3_commitInfo_rfWriteEn <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      ldstUopQueue_3_commitInfo_isFof <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_xcpt_xcptValid <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_xcpt_ma <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_xcpt_pf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_xcpt_ae <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
      ldstUopQueue_3_commitInfo_xcpt_gf <= 1'h0;	// @[SVVLsu.scala:22:35, :26:34]
    end
    else begin
      if (validLdstSegReq & (_T | (_T_4 ? _T_7 | ~(|io_mUop_bits_uop_segIndex) : _T_11 & ~(|io_mUop_bits_uop_segIndex)))) begin	// @[SVVLsu.scala:19:26, :63:45, :66:73, :68:28, :69:{33,54}, :70:35, :75:21, :76:64, :77:{35,43,71}, :79:25, :80:50, :82:25, :86:{61,106}, :87:{35,44}, :89:25]
        if (validLdstSegReq) begin	// @[SVVLsu.scala:66:73]
          if (_T) begin	// @[SVVLsu.scala:69:33]
            if (_GEN_34)	// @[SVVLsu.scala:70:71, :71:22, :73:22]
              addrReg <= _addr_T_1;	// @[SVVLsu.scala:19:26, :73:33]
            else	// @[SVVLsu.scala:70:71, :71:22, :73:22]
              addrReg <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:19:26]
          end
          else if (_T_4) begin	// @[SVVLsu.scala:63:45]
            if (_T_7)	// @[SVVLsu.scala:77:43]
              addrReg <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:19:26]
            else if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
              addrReg <= _addr_T_9;	// @[SVVLsu.scala:19:26, :84:33]
            else if (negStride)	// @[SVVLsu.scala:60:30]
              addrReg <= _addr_T_3;	// @[SVVLsu.scala:19:26, :81:48]
            else	// @[SVVLsu.scala:60:30]
              addrReg <= _addr_T_5;	// @[SVVLsu.scala:19:26, :81:69]
          end
          else if (_T_11) begin	// @[SVVLsu.scala:86:61]
            if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
              addrReg <= _addr_T_14;	// @[SVVLsu.scala:19:26, :91:32]
            else	// @[SVVLsu.scala:70:35]
              addrReg <= _addr_T_11;	// @[SVVLsu.scala:19:26, :88:34]
          end
          else	// @[SVVLsu.scala:86:61]
            addrReg <= 64'h0;	// @[SVVLsu.scala:19:26]
        end
        else	// @[SVVLsu.scala:66:73]
          addrReg <= 64'h0;	// @[SVVLsu.scala:19:26]
      end
      if (_GEN_47) begin	// @[SVVLsu.scala:127:23, :259:27, :260:27, :263:33]
        ldstEnqPtr <= 2'h0;	// @[SVVLsu.scala:23:34]
        issueLdstPtr <= 2'h0;	// @[SVVLsu.scala:23:34, :24:34]
        ldstUopQueue_0_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_0_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_0_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_0_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_0_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_0_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_0_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_0_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_1_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_1_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_1_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_1_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_1_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_1_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_1_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_1_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_2_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_2_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_2_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_2_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_2_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_2_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_2_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_2_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_3_size <= 3'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_3_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_3_pos <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_3_destElem <= 8'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_3_data <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
        ldstUopQueue_3_commitInfo_regCount <= 4'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_3_commitInfo_regStartIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
        ldstUopQueue_3_commitInfo_rfWriteIdx <= 5'h0;	// @[SVVLsu.scala:26:{34,83}]
      end
      else begin	// @[SVVLsu.scala:127:23, :259:27, :260:27, :263:33]
        if (canEnqueue)	// @[SVVLsu.scala:121:36]
          ldstEnqPtr <= ldstEnqPtr + 2'h1;	// @[SVVLsu.scala:23:34, :128:57, :145:35]
        if (io_dataExchange_resp_bits_nack & {1'h0, issueLdstPtr >= commitPtr ? {1'h0, issueLdstPtr - commitPtr} : {1'h0, issueLdstPtr} - 3'h4 - _GEN} > (io_dataExchange_resp_bits_idx[3:0] >= _GEN_32 ? io_dataExchange_resp_bits_idx[3:0] - _GEN_32 : io_dataExchange_resp_bits_idx[3:0] + 4'h4 - _GEN_32))	// @[SVVLsu.scala:22:35, :24:34, :25:34, :28:{90,112}, :151:65, :157:{31,45,72,98,120}, :158:{31,45,72,98,120}, :159:45, :161:42]
          issueLdstPtr <= io_dataExchange_resp_bits_idx[1:0];	// @[SVVLsu.scala:24:34, :151:65, :162:22]
        else if (_GEN_2 & _GEN_6)	// @[SVVLsu.scala:153:49, :154:46]
          issueLdstPtr <= issueLdstPtr + 2'h1;	// @[SVVLsu.scala:24:34, :128:57, :164:38]
        else if (isNoXcptMaskUop & io_dataExchange_req_ready)	// @[SVVLsu.scala:153:90, :165:33]
          issueLdstPtr <= issueLdstPtr + 2'h1;	// @[SVVLsu.scala:24:34, :128:57, :166:38]
        if (_GEN_39) begin	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_0_size <= _GEN_52;	// @[SVVLsu.scala:26:34, :110:88]
          if (validLdstSegReq) begin	// @[SVVLsu.scala:66:73]
            if (_T) begin	// @[SVVLsu.scala:69:33]
              if (_GEN_34)	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_0_addr <= _addr_T_1;	// @[SVVLsu.scala:26:34, :73:33]
              else	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_0_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
            end
            else if (_T_4) begin	// @[SVVLsu.scala:63:45]
              if (_T_7)	// @[SVVLsu.scala:77:43]
                ldstUopQueue_0_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
              else if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_0_addr <= _addr_T_9;	// @[SVVLsu.scala:26:34, :84:33]
              else if (negStride)	// @[SVVLsu.scala:60:30]
                ldstUopQueue_0_addr <= _addr_T_3;	// @[SVVLsu.scala:26:34, :81:48]
              else	// @[SVVLsu.scala:60:30]
                ldstUopQueue_0_addr <= _addr_T_5;	// @[SVVLsu.scala:26:34, :81:69]
            end
            else if (_T_11) begin	// @[SVVLsu.scala:86:61]
              if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_0_addr <= _addr_T_14;	// @[SVVLsu.scala:26:34, :91:32]
              else	// @[SVVLsu.scala:70:35]
                ldstUopQueue_0_addr <= _addr_T_11;	// @[SVVLsu.scala:26:34, :88:34]
            end
            else	// @[SVVLsu.scala:86:61]
              ldstUopQueue_0_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          end
          else	// @[SVVLsu.scala:66:73]
            ldstUopQueue_0_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          ldstUopQueue_0_pos <= _GEN_38;	// @[SVVLsu.scala:26:34, :121:66]
          ldstUopQueue_0_destElem <= destElem[7:0];	// @[SVVLsu.scala:26:34, :108:28, :135:57]
          ldstUopQueue_0_commitInfo_regCount <= io_mUopMergeAttr_bits_regCount;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_0_commitInfo_regStartIdx <= io_mUopMergeAttr_bits_regDstIdx;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_0_commitInfo_rfWriteIdx <= io_mUopMergeAttr_bits_ldest;	// @[SVVLsu.scala:26:34]
        end
        if (_GEN_43) begin	// @[SVVLsu.scala:127:23, :208:50, :209:42]
          if (loadComplete)	// @[SVVLsu.scala:201:59]
            ldstUopQueue_0_data <= respLdData;	// @[SVVLsu.scala:26:34, :207:53]
          else	// @[SVVLsu.scala:201:59]
            ldstUopQueue_0_data <= _GEN_54;	// @[SVVLsu.scala:26:34, :209:48]
        end
        else if (_GEN_39)	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_0_data <= _GEN_53;	// @[SVVLsu.scala:26:34, :136:63]
        if (_GEN_40) begin	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_1_size <= _GEN_52;	// @[SVVLsu.scala:26:34, :110:88]
          if (validLdstSegReq) begin	// @[SVVLsu.scala:66:73]
            if (_T) begin	// @[SVVLsu.scala:69:33]
              if (_GEN_34)	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_1_addr <= _addr_T_1;	// @[SVVLsu.scala:26:34, :73:33]
              else	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_1_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
            end
            else if (_T_4) begin	// @[SVVLsu.scala:63:45]
              if (_T_7)	// @[SVVLsu.scala:77:43]
                ldstUopQueue_1_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
              else if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_1_addr <= _addr_T_9;	// @[SVVLsu.scala:26:34, :84:33]
              else if (negStride)	// @[SVVLsu.scala:60:30]
                ldstUopQueue_1_addr <= _addr_T_3;	// @[SVVLsu.scala:26:34, :81:48]
              else	// @[SVVLsu.scala:60:30]
                ldstUopQueue_1_addr <= _addr_T_5;	// @[SVVLsu.scala:26:34, :81:69]
            end
            else if (_T_11) begin	// @[SVVLsu.scala:86:61]
              if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_1_addr <= _addr_T_14;	// @[SVVLsu.scala:26:34, :91:32]
              else	// @[SVVLsu.scala:70:35]
                ldstUopQueue_1_addr <= _addr_T_11;	// @[SVVLsu.scala:26:34, :88:34]
            end
            else	// @[SVVLsu.scala:86:61]
              ldstUopQueue_1_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          end
          else	// @[SVVLsu.scala:66:73]
            ldstUopQueue_1_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          ldstUopQueue_1_pos <= _GEN_38;	// @[SVVLsu.scala:26:34, :121:66]
          ldstUopQueue_1_destElem <= destElem[7:0];	// @[SVVLsu.scala:26:34, :108:28, :135:57]
          ldstUopQueue_1_commitInfo_regCount <= io_mUopMergeAttr_bits_regCount;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_1_commitInfo_regStartIdx <= io_mUopMergeAttr_bits_regDstIdx;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_1_commitInfo_rfWriteIdx <= io_mUopMergeAttr_bits_ldest;	// @[SVVLsu.scala:26:34]
        end
        if (_GEN_44) begin	// @[SVVLsu.scala:127:23, :208:50, :209:42]
          if (loadComplete)	// @[SVVLsu.scala:201:59]
            ldstUopQueue_1_data <= respLdData;	// @[SVVLsu.scala:26:34, :207:53]
          else	// @[SVVLsu.scala:201:59]
            ldstUopQueue_1_data <= _GEN_54;	// @[SVVLsu.scala:26:34, :209:48]
        end
        else if (_GEN_40)	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_1_data <= _GEN_53;	// @[SVVLsu.scala:26:34, :136:63]
        if (_GEN_41) begin	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_2_size <= _GEN_52;	// @[SVVLsu.scala:26:34, :110:88]
          if (validLdstSegReq) begin	// @[SVVLsu.scala:66:73]
            if (_T) begin	// @[SVVLsu.scala:69:33]
              if (_GEN_34)	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_2_addr <= _addr_T_1;	// @[SVVLsu.scala:26:34, :73:33]
              else	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_2_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
            end
            else if (_T_4) begin	// @[SVVLsu.scala:63:45]
              if (_T_7)	// @[SVVLsu.scala:77:43]
                ldstUopQueue_2_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
              else if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_2_addr <= _addr_T_9;	// @[SVVLsu.scala:26:34, :84:33]
              else if (negStride)	// @[SVVLsu.scala:60:30]
                ldstUopQueue_2_addr <= _addr_T_3;	// @[SVVLsu.scala:26:34, :81:48]
              else	// @[SVVLsu.scala:60:30]
                ldstUopQueue_2_addr <= _addr_T_5;	// @[SVVLsu.scala:26:34, :81:69]
            end
            else if (_T_11) begin	// @[SVVLsu.scala:86:61]
              if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_2_addr <= _addr_T_14;	// @[SVVLsu.scala:26:34, :91:32]
              else	// @[SVVLsu.scala:70:35]
                ldstUopQueue_2_addr <= _addr_T_11;	// @[SVVLsu.scala:26:34, :88:34]
            end
            else	// @[SVVLsu.scala:86:61]
              ldstUopQueue_2_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          end
          else	// @[SVVLsu.scala:66:73]
            ldstUopQueue_2_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          ldstUopQueue_2_pos <= _GEN_38;	// @[SVVLsu.scala:26:34, :121:66]
          ldstUopQueue_2_destElem <= destElem[7:0];	// @[SVVLsu.scala:26:34, :108:28, :135:57]
          ldstUopQueue_2_commitInfo_regCount <= io_mUopMergeAttr_bits_regCount;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_2_commitInfo_regStartIdx <= io_mUopMergeAttr_bits_regDstIdx;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_2_commitInfo_rfWriteIdx <= io_mUopMergeAttr_bits_ldest;	// @[SVVLsu.scala:26:34]
        end
        if (_GEN_45) begin	// @[SVVLsu.scala:127:23, :208:50, :209:42]
          if (loadComplete)	// @[SVVLsu.scala:201:59]
            ldstUopQueue_2_data <= respLdData;	// @[SVVLsu.scala:26:34, :207:53]
          else	// @[SVVLsu.scala:201:59]
            ldstUopQueue_2_data <= _GEN_54;	// @[SVVLsu.scala:26:34, :209:48]
        end
        else if (_GEN_41)	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_2_data <= _GEN_53;	// @[SVVLsu.scala:26:34, :136:63]
        if (_GEN_42) begin	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_3_size <= _GEN_52;	// @[SVVLsu.scala:26:34, :110:88]
          if (validLdstSegReq) begin	// @[SVVLsu.scala:66:73]
            if (_T) begin	// @[SVVLsu.scala:69:33]
              if (_GEN_34)	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_3_addr <= _addr_T_1;	// @[SVVLsu.scala:26:34, :73:33]
              else	// @[SVVLsu.scala:70:71, :71:22, :73:22]
                ldstUopQueue_3_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
            end
            else if (_T_4) begin	// @[SVVLsu.scala:63:45]
              if (_T_7)	// @[SVVLsu.scala:77:43]
                ldstUopQueue_3_addr <= io_mUop_bits_scalar_opnd_1;	// @[SVVLsu.scala:26:34]
              else if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_3_addr <= _addr_T_9;	// @[SVVLsu.scala:26:34, :84:33]
              else if (negStride)	// @[SVVLsu.scala:60:30]
                ldstUopQueue_3_addr <= _addr_T_3;	// @[SVVLsu.scala:26:34, :81:48]
              else	// @[SVVLsu.scala:60:30]
                ldstUopQueue_3_addr <= _addr_T_5;	// @[SVVLsu.scala:26:34, :81:69]
            end
            else if (_T_11) begin	// @[SVVLsu.scala:86:61]
              if (|io_mUop_bits_uop_segIndex)	// @[SVVLsu.scala:70:35]
                ldstUopQueue_3_addr <= _addr_T_14;	// @[SVVLsu.scala:26:34, :91:32]
              else	// @[SVVLsu.scala:70:35]
                ldstUopQueue_3_addr <= _addr_T_11;	// @[SVVLsu.scala:26:34, :88:34]
            end
            else	// @[SVVLsu.scala:86:61]
              ldstUopQueue_3_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          end
          else	// @[SVVLsu.scala:66:73]
            ldstUopQueue_3_addr <= 64'h0;	// @[SVVLsu.scala:19:26, :26:34]
          ldstUopQueue_3_pos <= _GEN_38;	// @[SVVLsu.scala:26:34, :121:66]
          ldstUopQueue_3_destElem <= destElem[7:0];	// @[SVVLsu.scala:26:34, :108:28, :135:57]
          ldstUopQueue_3_commitInfo_regCount <= io_mUopMergeAttr_bits_regCount;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_3_commitInfo_regStartIdx <= io_mUopMergeAttr_bits_regDstIdx;	// @[SVVLsu.scala:26:34]
          ldstUopQueue_3_commitInfo_rfWriteIdx <= io_mUopMergeAttr_bits_ldest;	// @[SVVLsu.scala:26:34]
        end
        if (_GEN_46) begin	// @[SVVLsu.scala:127:23, :208:50, :209:42]
          if (loadComplete)	// @[SVVLsu.scala:201:59]
            ldstUopQueue_3_data <= respLdData;	// @[SVVLsu.scala:26:34, :207:53]
          else	// @[SVVLsu.scala:201:59]
            ldstUopQueue_3_data <= _GEN_54;	// @[SVVLsu.scala:26:34, :209:48]
        end
        else if (_GEN_42)	// @[SVVLsu.scala:26:34, :127:23, :128:57]
          ldstUopQueue_3_data <= _GEN_53;	// @[SVVLsu.scala:26:34, :136:63]
      end
      if (_io_lsuOut_valid_output) begin	// @[SVVLsu.scala:221:54]
        if (commitXcpt)	// @[SVVLsu.scala:222:34]
          commitPtr <= 2'h0;	// @[SVVLsu.scala:23:34, :25:34]
        else	// @[SVVLsu.scala:222:34]
          commitPtr <= commitPtr + 2'h1;	// @[SVVLsu.scala:25:34, :128:57, :269:57]
      end
      ldstUopQueue_0_valid <= ~_GEN_48 & (_GEN_39 | ldstUopQueue_0_valid);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :208:50, :259:27, :260:27, :263:33, :270:44, :271:44]
      ldstUopQueue_0_status <= ~_GEN_48 & (_GEN_43 | (_GEN_39 ? _ldstUopQueue_status_T_1 : ldstUopQueue_0_status));	// @[SVVLsu.scala:26:34, :127:23, :128:57, :129:{57,77}, :208:50, :209:42, :210:42, :259:27, :260:27, :263:33, :270:44]
      ldstUopQueue_0_memOp <= ~_GEN_47 & (_GEN_39 ? io_mUop_bits_uop_ctrl_store : ldstUopQueue_0_memOp);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :130:57, :259:27, :260:27, :263:33]
      ldstUopQueue_0_masked <= ~_GEN_47 & (_GEN_39 ? isMasked : ldstUopQueue_0_masked);	// @[SVVLsu.scala:26:34, :120:69, :127:23, :128:57, :131:57, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_muopEnd <= ~_GEN_47 & (_GEN_39 ? io_mUop_bits_uop_uopEnd : ldstUopQueue_0_commitInfo_muopEnd);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :137:57, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_rfWriteEn <= ~_GEN_47 & (_GEN_39 ? io_mUopMergeAttr_bits_rfWriteEn : ldstUopQueue_0_commitInfo_rfWriteEn);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :138:57, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_isFof <= ~_GEN_47 & (_GEN_39 ? _ldstUopQueue_commitInfo_isFof_T : ldstUopQueue_0_commitInfo_isFof);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :140:{57,78}, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_xcpt_xcptValid <= ~_GEN_47 & (_GEN_43 ? (|_memXcpt_T) : _GEN_39 ? misalignXcpt_xcptValid : ldstUopQueue_0_commitInfo_xcpt_xcptValid);	// @[SVVLsu.scala:26:34, :124:44, :127:23, :128:57, :141:57, :198:{40,47}, :208:50, :209:42, :211:61, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_xcpt_ma <= ~_GEN_47 & (_GEN_43 ? _ldstUopQueue_commitInfo_xcpt_ma_T : _GEN_39 ? misalignXcpt_ma : ldstUopQueue_0_commitInfo_xcpt_ma);	// @[SVLsuUtil.scala:101:{12,26}, SVVLsu.scala:26:34, :125:44, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_xcpt_pf <= ~_GEN_47 & (_GEN_43 ? _ldstUopQueue_commitInfo_xcpt_pf_T : ~_GEN_39 & ldstUopQueue_0_commitInfo_xcpt_pf);	// @[SVLsuUtil.scala:102:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_xcpt_ae <= ~_GEN_47 & (_GEN_43 ? _ldstUopQueue_commitInfo_xcpt_ae_T : ~_GEN_39 & ldstUopQueue_0_commitInfo_xcpt_ae);	// @[SVLsuUtil.scala:103:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_0_commitInfo_xcpt_gf <= ~_GEN_47 & (_GEN_43 ? _ldstUopQueue_commitInfo_xcpt_gf_T : ~_GEN_39 & ldstUopQueue_0_commitInfo_xcpt_gf);	// @[SVLsuUtil.scala:104:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_1_valid <= ~_GEN_49 & (_GEN_40 | ldstUopQueue_1_valid);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :208:50, :259:27, :260:27, :263:33, :270:44, :271:44]
      ldstUopQueue_1_status <= ~_GEN_49 & (_GEN_44 | (_GEN_40 ? _ldstUopQueue_status_T_1 : ldstUopQueue_1_status));	// @[SVVLsu.scala:26:34, :127:23, :128:57, :129:{57,77}, :208:50, :209:42, :210:42, :259:27, :260:27, :263:33, :270:44]
      ldstUopQueue_1_memOp <= ~_GEN_47 & (_GEN_40 ? io_mUop_bits_uop_ctrl_store : ldstUopQueue_1_memOp);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :130:57, :259:27, :260:27, :263:33]
      ldstUopQueue_1_masked <= ~_GEN_47 & (_GEN_40 ? isMasked : ldstUopQueue_1_masked);	// @[SVVLsu.scala:26:34, :120:69, :127:23, :128:57, :131:57, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_muopEnd <= ~_GEN_47 & (_GEN_40 ? io_mUop_bits_uop_uopEnd : ldstUopQueue_1_commitInfo_muopEnd);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :137:57, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_rfWriteEn <= ~_GEN_47 & (_GEN_40 ? io_mUopMergeAttr_bits_rfWriteEn : ldstUopQueue_1_commitInfo_rfWriteEn);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :138:57, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_isFof <= ~_GEN_47 & (_GEN_40 ? _ldstUopQueue_commitInfo_isFof_T : ldstUopQueue_1_commitInfo_isFof);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :140:{57,78}, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_xcpt_xcptValid <= ~_GEN_47 & (_GEN_44 ? (|_memXcpt_T) : _GEN_40 ? misalignXcpt_xcptValid : ldstUopQueue_1_commitInfo_xcpt_xcptValid);	// @[SVVLsu.scala:26:34, :124:44, :127:23, :128:57, :141:57, :198:{40,47}, :208:50, :209:42, :211:61, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_xcpt_ma <= ~_GEN_47 & (_GEN_44 ? _ldstUopQueue_commitInfo_xcpt_ma_T : _GEN_40 ? misalignXcpt_ma : ldstUopQueue_1_commitInfo_xcpt_ma);	// @[SVLsuUtil.scala:101:{12,26}, SVVLsu.scala:26:34, :125:44, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_xcpt_pf <= ~_GEN_47 & (_GEN_44 ? _ldstUopQueue_commitInfo_xcpt_pf_T : ~_GEN_40 & ldstUopQueue_1_commitInfo_xcpt_pf);	// @[SVLsuUtil.scala:102:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_xcpt_ae <= ~_GEN_47 & (_GEN_44 ? _ldstUopQueue_commitInfo_xcpt_ae_T : ~_GEN_40 & ldstUopQueue_1_commitInfo_xcpt_ae);	// @[SVLsuUtil.scala:103:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_1_commitInfo_xcpt_gf <= ~_GEN_47 & (_GEN_44 ? _ldstUopQueue_commitInfo_xcpt_gf_T : ~_GEN_40 & ldstUopQueue_1_commitInfo_xcpt_gf);	// @[SVLsuUtil.scala:104:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_2_valid <= ~_GEN_50 & (_GEN_41 | ldstUopQueue_2_valid);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :208:50, :259:27, :260:27, :263:33, :270:44, :271:44]
      ldstUopQueue_2_status <= ~_GEN_50 & (_GEN_45 | (_GEN_41 ? _ldstUopQueue_status_T_1 : ldstUopQueue_2_status));	// @[SVVLsu.scala:26:34, :127:23, :128:57, :129:{57,77}, :208:50, :209:42, :210:42, :259:27, :260:27, :263:33, :270:44]
      ldstUopQueue_2_memOp <= ~_GEN_47 & (_GEN_41 ? io_mUop_bits_uop_ctrl_store : ldstUopQueue_2_memOp);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :130:57, :259:27, :260:27, :263:33]
      ldstUopQueue_2_masked <= ~_GEN_47 & (_GEN_41 ? isMasked : ldstUopQueue_2_masked);	// @[SVVLsu.scala:26:34, :120:69, :127:23, :128:57, :131:57, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_muopEnd <= ~_GEN_47 & (_GEN_41 ? io_mUop_bits_uop_uopEnd : ldstUopQueue_2_commitInfo_muopEnd);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :137:57, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_rfWriteEn <= ~_GEN_47 & (_GEN_41 ? io_mUopMergeAttr_bits_rfWriteEn : ldstUopQueue_2_commitInfo_rfWriteEn);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :138:57, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_isFof <= ~_GEN_47 & (_GEN_41 ? _ldstUopQueue_commitInfo_isFof_T : ldstUopQueue_2_commitInfo_isFof);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :140:{57,78}, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_xcpt_xcptValid <= ~_GEN_47 & (_GEN_45 ? (|_memXcpt_T) : _GEN_41 ? misalignXcpt_xcptValid : ldstUopQueue_2_commitInfo_xcpt_xcptValid);	// @[SVVLsu.scala:26:34, :124:44, :127:23, :128:57, :141:57, :198:{40,47}, :208:50, :209:42, :211:61, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_xcpt_ma <= ~_GEN_47 & (_GEN_45 ? _ldstUopQueue_commitInfo_xcpt_ma_T : _GEN_41 ? misalignXcpt_ma : ldstUopQueue_2_commitInfo_xcpt_ma);	// @[SVLsuUtil.scala:101:{12,26}, SVVLsu.scala:26:34, :125:44, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_xcpt_pf <= ~_GEN_47 & (_GEN_45 ? _ldstUopQueue_commitInfo_xcpt_pf_T : ~_GEN_41 & ldstUopQueue_2_commitInfo_xcpt_pf);	// @[SVLsuUtil.scala:102:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_xcpt_ae <= ~_GEN_47 & (_GEN_45 ? _ldstUopQueue_commitInfo_xcpt_ae_T : ~_GEN_41 & ldstUopQueue_2_commitInfo_xcpt_ae);	// @[SVLsuUtil.scala:103:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_2_commitInfo_xcpt_gf <= ~_GEN_47 & (_GEN_45 ? _ldstUopQueue_commitInfo_xcpt_gf_T : ~_GEN_41 & ldstUopQueue_2_commitInfo_xcpt_gf);	// @[SVLsuUtil.scala:104:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_3_valid <= ~_GEN_51 & (_GEN_42 | ldstUopQueue_3_valid);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :208:50, :259:27, :260:27, :263:33, :270:44, :271:44]
      ldstUopQueue_3_status <= ~_GEN_51 & (_GEN_46 | (_GEN_42 ? _ldstUopQueue_status_T_1 : ldstUopQueue_3_status));	// @[SVVLsu.scala:26:34, :127:23, :128:57, :129:{57,77}, :208:50, :209:42, :210:42, :259:27, :260:27, :263:33, :270:44]
      ldstUopQueue_3_memOp <= ~_GEN_47 & (_GEN_42 ? io_mUop_bits_uop_ctrl_store : ldstUopQueue_3_memOp);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :130:57, :259:27, :260:27, :263:33]
      ldstUopQueue_3_masked <= ~_GEN_47 & (_GEN_42 ? isMasked : ldstUopQueue_3_masked);	// @[SVVLsu.scala:26:34, :120:69, :127:23, :128:57, :131:57, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_muopEnd <= ~_GEN_47 & (_GEN_42 ? io_mUop_bits_uop_uopEnd : ldstUopQueue_3_commitInfo_muopEnd);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :137:57, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_rfWriteEn <= ~_GEN_47 & (_GEN_42 ? io_mUopMergeAttr_bits_rfWriteEn : ldstUopQueue_3_commitInfo_rfWriteEn);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :138:57, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_isFof <= ~_GEN_47 & (_GEN_42 ? _ldstUopQueue_commitInfo_isFof_T : ldstUopQueue_3_commitInfo_isFof);	// @[SVVLsu.scala:26:34, :127:23, :128:57, :140:{57,78}, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_xcpt_xcptValid <= ~_GEN_47 & (_GEN_46 ? (|_memXcpt_T) : _GEN_42 ? misalignXcpt_xcptValid : ldstUopQueue_3_commitInfo_xcpt_xcptValid);	// @[SVVLsu.scala:26:34, :124:44, :127:23, :128:57, :141:57, :198:{40,47}, :208:50, :209:42, :211:61, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_xcpt_ma <= ~_GEN_47 & (_GEN_46 ? _ldstUopQueue_commitInfo_xcpt_ma_T : _GEN_42 ? misalignXcpt_ma : ldstUopQueue_3_commitInfo_xcpt_ma);	// @[SVLsuUtil.scala:101:{12,26}, SVVLsu.scala:26:34, :125:44, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_xcpt_pf <= ~_GEN_47 & (_GEN_46 ? _ldstUopQueue_commitInfo_xcpt_pf_T : ~_GEN_42 & ldstUopQueue_3_commitInfo_xcpt_pf);	// @[SVLsuUtil.scala:102:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_xcpt_ae <= ~_GEN_47 & (_GEN_46 ? _ldstUopQueue_commitInfo_xcpt_ae_T : ~_GEN_42 & ldstUopQueue_3_commitInfo_xcpt_ae);	// @[SVLsuUtil.scala:103:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
      ldstUopQueue_3_commitInfo_xcpt_gf <= ~_GEN_47 & (_GEN_46 ? _ldstUopQueue_commitInfo_xcpt_gf_T : ~_GEN_42 & ldstUopQueue_3_commitInfo_xcpt_gf);	// @[SVLsuUtil.scala:104:{12,26}, SVVLsu.scala:26:34, :127:23, :128:57, :141:57, :208:50, :209:42, :259:27, :260:27, :263:33]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        addrReg = {_RANDOM_0, _RANDOM_1};	// @[SVVLsu.scala:19:26]
        ldstEnqPtr = _RANDOM_2[1:0];	// @[SVVLsu.scala:23:34]
        issueLdstPtr = _RANDOM_2[3:2];	// @[SVVLsu.scala:23:34, :24:34]
        commitPtr = _RANDOM_2[5:4];	// @[SVVLsu.scala:23:34, :25:34]
        ldstUopQueue_0_valid = _RANDOM_2[6];	// @[SVVLsu.scala:23:34, :26:34]
        ldstUopQueue_0_status = _RANDOM_2[7];	// @[SVVLsu.scala:23:34, :26:34]
        ldstUopQueue_0_memOp = _RANDOM_2[8];	// @[SVVLsu.scala:23:34, :26:34]
        ldstUopQueue_0_masked = _RANDOM_2[9];	// @[SVVLsu.scala:23:34, :26:34]
        ldstUopQueue_0_size = _RANDOM_2[12:10];	// @[SVVLsu.scala:23:34, :26:34]
        ldstUopQueue_0_addr = {_RANDOM_2[31:13], _RANDOM_3, _RANDOM_4[12:0]};	// @[SVVLsu.scala:23:34, :26:34]
        ldstUopQueue_0_pos = _RANDOM_4[20:13];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_destElem = _RANDOM_4[28:21];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_data = {_RANDOM_4[31:29], _RANDOM_5, _RANDOM_6[28:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_muopEnd = _RANDOM_6[29];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_regCount = {_RANDOM_6[31:30], _RANDOM_7[1:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_regStartIdx = _RANDOM_7[6:2];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_rfWriteEn = _RANDOM_7[7];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_rfWriteIdx = _RANDOM_7[12:8];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_isFof = _RANDOM_7[13];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_xcpt_xcptValid = _RANDOM_7[14];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_xcpt_ma = _RANDOM_7[15];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_xcpt_pf = _RANDOM_7[16];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_xcpt_ae = _RANDOM_7[17];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_0_commitInfo_xcpt_gf = _RANDOM_7[18];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_valid = _RANDOM_7[19];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_status = _RANDOM_7[20];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_memOp = _RANDOM_7[21];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_masked = _RANDOM_7[22];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_size = _RANDOM_7[25:23];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_addr = {_RANDOM_7[31:26], _RANDOM_8, _RANDOM_9[25:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_pos = {_RANDOM_9[31:26], _RANDOM_10[1:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_destElem = _RANDOM_10[9:2];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_data = {_RANDOM_10[31:10], _RANDOM_11, _RANDOM_12[9:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_muopEnd = _RANDOM_12[10];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_regCount = _RANDOM_12[14:11];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_regStartIdx = _RANDOM_12[19:15];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_rfWriteEn = _RANDOM_12[20];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_rfWriteIdx = _RANDOM_12[25:21];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_isFof = _RANDOM_12[26];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_xcpt_xcptValid = _RANDOM_12[27];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_xcpt_ma = _RANDOM_12[28];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_xcpt_pf = _RANDOM_12[29];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_xcpt_ae = _RANDOM_12[30];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_1_commitInfo_xcpt_gf = _RANDOM_12[31];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_valid = _RANDOM_13[0];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_status = _RANDOM_13[1];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_memOp = _RANDOM_13[2];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_masked = _RANDOM_13[3];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_size = _RANDOM_13[6:4];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_addr = {_RANDOM_13[31:7], _RANDOM_14, _RANDOM_15[6:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_pos = _RANDOM_15[14:7];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_destElem = _RANDOM_15[22:15];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_data = {_RANDOM_15[31:23], _RANDOM_16, _RANDOM_17[22:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_muopEnd = _RANDOM_17[23];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_regCount = _RANDOM_17[27:24];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_regStartIdx = {_RANDOM_17[31:28], _RANDOM_18[0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_rfWriteEn = _RANDOM_18[1];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_rfWriteIdx = _RANDOM_18[6:2];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_isFof = _RANDOM_18[7];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_xcpt_xcptValid = _RANDOM_18[8];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_xcpt_ma = _RANDOM_18[9];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_xcpt_pf = _RANDOM_18[10];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_xcpt_ae = _RANDOM_18[11];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_2_commitInfo_xcpt_gf = _RANDOM_18[12];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_valid = _RANDOM_18[13];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_status = _RANDOM_18[14];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_memOp = _RANDOM_18[15];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_masked = _RANDOM_18[16];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_size = _RANDOM_18[19:17];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_addr = {_RANDOM_18[31:20], _RANDOM_19, _RANDOM_20[19:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_pos = _RANDOM_20[27:20];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_destElem = {_RANDOM_20[31:28], _RANDOM_21[3:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_data = {_RANDOM_21[31:4], _RANDOM_22, _RANDOM_23[3:0]};	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_muopEnd = _RANDOM_23[4];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_regCount = _RANDOM_23[8:5];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_regStartIdx = _RANDOM_23[13:9];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_rfWriteEn = _RANDOM_23[14];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_rfWriteIdx = _RANDOM_23[19:15];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_isFof = _RANDOM_23[20];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_xcpt_xcptValid = _RANDOM_23[21];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_xcpt_ma = _RANDOM_23[22];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_xcpt_pf = _RANDOM_23[23];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_xcpt_ae = _RANDOM_23[24];	// @[SVVLsu.scala:26:34]
        ldstUopQueue_3_commitInfo_xcpt_gf = _RANDOM_23[25];	// @[SVVLsu.scala:26:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_lsuOut_valid = _io_lsuOut_valid_output;	// @[SVVLsu.scala:221:54]
  assign io_lsuOut_bits_data = commitWData[127:0];	// @[SVVLsu.scala:230:40, :241:33]
  assign io_lsuOut_bits_rfWriteEn = ~commitXcpt & _GEN_20[commitPtr];	// @[SVVLsu.scala:25:34, :221:88, :222:34, :239:39]
  assign io_lsuOut_bits_rfWriteMask = _io_lsuOut_valid_output & _GEN_5[commitPtr] ? 16'hFFFF : {~(_commitWMask_15_T_2 < 15'h10 & (|(_commitWMask_15_T_4[14:4]))), ~(_commitWMask_15_T_2 < 15'hF & _commitWMask_15_T_2 + _GEN_31 > 15'hE), ~(_commitWMask_15_T_2 < 15'hE & _commitWMask_15_T_2 + _GEN_31 > 15'hD), ~(_commitWMask_15_T_2 < 15'hD & _commitWMask_15_T_2 + _GEN_31 > 15'hC), ~(_commitWMask_15_T_2 < 15'hC & _commitWMask_15_T_2 + _GEN_31 > 15'hB), ~(_commitWMask_15_T_2 < 15'hB & _commitWMask_15_T_2 + _GEN_31 > 15'hA), ~(_commitWMask_15_T_2 < 15'hA & _commitWMask_15_T_2 + _GEN_31 > 15'h9), ~(_commitWMask_15_T_2 < 15'h9 & _commitWMask_15_T_2 + _GEN_31 > 15'h8), ~(_commitWMask_15_T_2 < 15'h8 & (|(_commitWMask_7_T_4[14:3]))), ~(_commitWMask_15_T_2 < 15'h7 & _commitWMask_15_T_2 + _GEN_31 > 15'h6), ~(_commitWMask_15_T_2 < 15'h6 & _commitWMask_15_T_2 + _GEN_31 > 15'h5), ~(_commitWMask_15_T_2 < 15'h5 & _commitWMask_15_T_2 + _GEN_31 > 15'h4), ~(_commitWMask_15_T_2 < 15'h4 & (|(_commitWMask_3_T_4[14:2]))), ~(_commitWMask_15_T_2 < 15'h3 & _commitWMask_15_T_2 + _GEN_31 > 15'h2), ~(_commitWMask_15_T_2 < 15'h2 & (|(_commitWMask_1_T_4[14:1]))), ~(_commitWMask_15_T_2 == 15'h0 & (|(_commitWMask_15_T_2 + _GEN_31)))};	// @[Bitwise.scala:77:12, SVVLsu.scala:25:34, :153:49, :221:{54,88}, :223:34, :230:60, :234:{27,33,73,80,119}, :242:{39,84}]
  assign io_lsuOut_bits_rfWriteIdx = _GEN_21[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  assign io_lsuOut_bits_muopEnd = _GEN_17[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  assign io_lsuOut_bits_isSegLoad = ~_GEN_12;	// @[SVVLsu.scala:221:88, :243:66]
  assign io_lsuOut_bits_regStartIdx = _GEN_19[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  assign io_lsuOut_bits_regCount = _GEN_18[commitPtr];	// @[SVVLsu.scala:25:34, :221:88]
  assign io_lsuOut_bits_xcpt_exception_vld = commitXcpt & ~fofValid;	// @[SVVLsu.scala:222:34, :248:61, :253:{45,58}]
  assign io_lsuOut_bits_xcpt_update_vl = commitXcpt & fofValid;	// @[SVVLsu.scala:222:34, :248:61, :255:45]
  assign io_lsuOut_bits_xcpt_update_data = _GEN_15;	// @[SVVLsu.scala:221:88]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ma_ld = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_24 & ~_GEN_12;	// @[SVVLsu.scala:221:88, :243:66, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ma_st = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_24 & _GEN_12;	// @[SVVLsu.scala:221:88, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_pf_ld = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_26 & ~_GEN_12;	// @[SVVLsu.scala:221:88, :243:66, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_pf_st = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_26 & _GEN_12;	// @[SVVLsu.scala:221:88, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_gf_ld = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_30 & ~_GEN_12;	// @[SVVLsu.scala:221:88, :243:66, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_gf_st = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_30 & _GEN_12;	// @[SVVLsu.scala:221:88, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ae_ld = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_28 & ~_GEN_12;	// @[SVVLsu.scala:221:88, :243:66, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ae_st = ~_io_lsuOut_bits_xcpt_xcpt_cause_T_1 & _GEN_28 & _GEN_12;	// @[SVVLsu.scala:221:88, :254:{45,55}]
  assign io_lsuOut_bits_xcpt_xcpt_addr = _GEN_8[commitPtr];	// @[SVVLsu.scala:25:34, :153:49, :221:88]
  assign io_dataExchange_req_valid = isNoXcptMaskUop;	// @[SVVLsu.scala:153:90]
  assign io_dataExchange_req_bits_idx = {3'h4, issueLdstPtr};	// @[SVVLsu.scala:24:34, :28:90, :187:51]
  assign io_dataExchange_req_bits_addr = {_GEN_9[63:3], 3'h0};	// @[Cat.scala:33:92, SVLsuUtil.scala:255:17, SVVLsu.scala:26:83, :153:49]
  assign io_dataExchange_req_bits_cmd = _GEN_4;	// @[SVVLsu.scala:153:49]
  assign io_dataExchange_req_bits_data = _GEN_4 ? issueWData[63:0] : 64'h0;	// @[SVVLsu.scala:19:26, :153:49, :175:32, :188:43]
  assign io_dataExchange_req_bits_mask = _GEN_4 ? {|(_issueWMask_0_T_2[7:3]), _GEN_9[2:0] != 3'h7 & _issueWMask_0_T_2 > 8'h6, _GEN_9[2:1] != 2'h3 & _issueWMask_0_T_2 > 8'h5, _GEN_9[2:0] < 3'h5 & _issueWMask_0_T_2 > 8'h4, ~(_GEN_9[2]) & (|(_issueWMask_0_T_2[7:2])), _GEN_9[2:0] < 3'h3 & _issueWMask_0_T_2 > 8'h2, _GEN_9[2:0] < 3'h2 & (|(_issueWMask_0_T_2[7:1])), _GEN_9[2:0] == 3'h0 & (|_issueWMask_0_T_2)} : 8'h0;	// @[SVLsuUtil.scala:259:13, SVVLsu.scala:26:83, :29:39, :153:49, :180:{34,49,56,70}, :189:{43,62}]
  assign io_lsuReady = (ldstEnqPtr >= commitPtr ? {1'h0, ldstEnqPtr - commitPtr} : {1'h0, ldstEnqPtr} - 3'h4 - _GEN) < 3'h3;	// @[SVVLsu.scala:22:35, :23:34, :25:34, :28:{29,41,66,90,112}, :29:39]
endmodule

