GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\extslot\ip_extslot.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio\ip_gpio.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio_mem\ip_gpio_mem.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\msxbus\ip_msxbus.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ram\ip_ram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v'
Undeclared symbol 'w_sound_flip', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":351)
Compiling module 'tangcart_msx'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":27)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v":10)
Compiling module 'ip_msxbus'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\msxbus\ip_msxbus.v":28)
Compiling module 'ip_extslot'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\extslot\ip_extslot.v":27)
Compiling module 'ip_ram'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ram\ip_ram.v":27)
Extracting RAM for identifier 'ff_ram'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ram\ip_ram.v":43)
Compiling module 'ip_pwm'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v":27)
Compiling module 'ip_gpio'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gpio\ip_gpio.v":27)
NOTE  (EX0101) : Current top module is "tangcart_msx"
WARN  (EX0211) : The output port "srom_cs" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":35)
WARN  (EX0211) : The output port "srom_mosi" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":36)
WARN  (EX0211) : The output port "srom_sclk" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":37)
WARN  (EX0211) : The output port "O_psram_ck[1]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":56)
WARN  (EX0211) : The output port "O_psram_ck[0]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":56)
WARN  (EX0211) : The output port "O_psram_ck_n[1]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":57)
WARN  (EX0211) : The output port "O_psram_ck_n[0]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":57)
WARN  (EX0211) : The output port "O_psram_reset_n[1]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":60)
WARN  (EX0211) : The output port "O_psram_reset_n[0]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":60)
WARN  (EX0211) : The output port "O_psram_cs_n[1]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":61)
WARN  (EX0211) : The output port "O_psram_cs_n[0]" of module "tangcart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":61)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sys_clk is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":28)
WARN  (CV0016) : Input tf_miso is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":33)
WARN  (CV0016) : Input srom_miso is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":38)
WARN  (CV0016) : Input n_tmerq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":43)
WARN  (CV0016) : Input n_tiorq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":44)
WARN  (CV0016) : Input button is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":52)
WARN  (CV0020) : Input dip_sw[5:0] is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":53)
WARN  (CV0017) : Inout IO_psram_rwds is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":58)
WARN  (CV0017) : Inout IO_psram_dq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":59)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "ip_gpio" instantiated to "u_gpio" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":440)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX_syn.rpt.html" completed
GowinSynthesis finish
