
---------- Begin Simulation Statistics ----------
final_tick                               1270387105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64381                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702468                       # Number of bytes of host memory used
host_op_rate                                    64570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22314.48                       # Real time elapsed on the host
host_tick_rate                               56931077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436631313                       # Number of instructions simulated
sim_ops                                    1440835082                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.270387                       # Number of seconds simulated
sim_ticks                                1270387105000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.330641                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177369671                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203101304                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13449181                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        272959246                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21636723                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23126974                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1490251                       # Number of indirect misses.
system.cpu0.branchPred.lookups              345680776                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188173                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100295                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8778009                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546740                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35090245                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309807                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       65184207                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316554925                       # Number of instructions committed
system.cpu0.commit.committedOps            1318658517                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2361297197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303965                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1704224467     72.17%     72.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    407050068     17.24%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85027979      3.60%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88057616      3.73%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24860904      1.05%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8884111      0.38%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3919137      0.17%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4182670      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35090245      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2361297197                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143586                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273926565                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171898                       # Number of loads committed
system.cpu0.commit.membars                    4203752                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203758      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742066129     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272185     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184778     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318658517                       # Class of committed instruction
system.cpu0.commit.refs                     558456987                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316554925                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318658517                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924672                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924672                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            439639629                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4723615                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176502022                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1405641937                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944643390                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975931750                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8789714                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8169060                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6048231                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  345680776                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248659773                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1425305768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5000093                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          207                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1422804505                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26921774                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136420                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936285656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199006394                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561500                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2375052714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1357083784     57.14%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               754501333     31.77%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156671391      6.60%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89893642      3.78%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7753295      0.33%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4835951      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  107105      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101659      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104554      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2375052714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      158883055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8900992                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336187529                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540487                       # Inst execution rate
system.cpu0.iew.exec_refs                   586425183                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155841505                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              361324702                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430941468                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106269                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3227178                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           157993622                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1383773080                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430583678                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9049491                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1369558566                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1861886                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7762443                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8789714                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11935019                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       184958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20018954                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37511                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12135                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4784551                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25769570                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4708533                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12135                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       737398                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8163594                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                576878504                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1358351347                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.899885                       # average fanout of values written-back
system.cpu0.iew.wb_producers                519124560                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536064                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1358431970                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1680443266                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876045074                       # number of integer regfile writes
system.cpu0.ipc                              0.519569                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519569                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205642      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            769819886     55.84%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833032      0.86%     57.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100432      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435213358     31.57%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155435661     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1378608058                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                70                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2795244                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002028                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 511769     18.31%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1882962     67.36%     85.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               400511     14.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1377197611                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5135270959                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1358351300                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1448899251                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1377462880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1378608058                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310200                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       65114559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           206982                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26298967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2375052714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1369544914     57.66%     57.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          704144371     29.65%     87.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249840806     10.52%     97.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39340899      1.66%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7101049      0.30%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3030995      0.13%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1345352      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             506529      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             197799      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2375052714                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544058                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18128115                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1794851                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430941468                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          157993622                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2533935769                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6838673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              389568240                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845200354                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14705496                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956587522                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11853791                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23603                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1714275797                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1395933660                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          905577618                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                968663505                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24192108                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8789714                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51279515                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60377256                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1714275757                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        164218                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5936                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30893303                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5928                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3710025444                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2781468306                       # The number of ROB writes
system.cpu0.timesIdled                       29824400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1871                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.636588                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20651484                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22784931                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2784562                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30575130                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1067410                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1089177                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21767                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35166173                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48217                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1981682                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121339                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3932742                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16475447                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120076388                       # Number of instructions committed
system.cpu1.commit.committedOps             122176565                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    463260177                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.263732                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.025975                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    413372339     89.23%     89.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24741052      5.34%     94.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8926315      1.93%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7071646      1.53%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1969796      0.43%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       776683      0.17%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2143818      0.46%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       325786      0.07%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3932742      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    463260177                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798263                       # Number of function calls committed.
system.cpu1.commit.int_insts                116613525                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177668                       # Number of loads committed
system.cpu1.commit.membars                    4200119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200119      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76675162     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277665     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023475      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122176565                       # Class of committed instruction
system.cpu1.commit.refs                      41301152                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120076388                       # Number of Instructions Simulated
system.cpu1.committedOps                    122176565                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.889641                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.889641                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            369382036                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               881264                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19724321                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145390749                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23336512                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66772095                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1983080                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2055278                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5142478                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35166173                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21594367                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    440594196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               202825                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150719207                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5571920                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075294                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23236044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21718894                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.322702                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         466616201                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.327506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.753973                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               369784718     79.25%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61078453     13.09%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19838768      4.25%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12226941      2.62%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3119219      0.67%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  503613      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63701      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     572      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           466616201                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         437827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2080965                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30536132                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.285724                       # Inst execution rate
system.cpu1.iew.exec_refs                    45544536                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11540777                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              307948650                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34839761                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100671                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1969393                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11924532                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138608511                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34003759                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2010288                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133448621                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1836200                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6053757                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1983080                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10229024                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        88618                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1033708                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30558                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1835                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13810                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4662093                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       801048                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1835                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       537492                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1543473                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75124392                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131927325                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857051                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64385455                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.282467                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131991033                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169315478                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88832883                       # number of integer regfile writes
system.cpu1.ipc                              0.257093                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.257093                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200229      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85160637     62.87%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36570448     27.00%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9527448      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135458909                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2782150                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020539                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 534287     19.20%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1798830     64.66%     83.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               449031     16.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134040816                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         740514423                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131927313                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155041878                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132307506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135458909                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301005                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16431945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           198280                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6899494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    466616201                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.290300                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384201267     82.34%     82.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51322348     11.00%     93.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19439712      4.17%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5686440      1.22%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3790097      0.81%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             754257      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             829932      0.18%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             450632      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             141516      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      466616201                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.290028                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13497099                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1220231                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34839761                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11924532                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       467054028                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2073714158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              333843461                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81696369                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14372029                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26920153                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4637895                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                43012                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182024664                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143145481                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96505986                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67224729                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17412504                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1983080                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36611357                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14809617                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182024652                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33421                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28194680                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   597979122                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280668192                       # The number of ROB writes
system.cpu1.timesIdled                           8241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9693344                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6725                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9771325                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                223245                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12948669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25830260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2364745                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        92601                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69810052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5423715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139629733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5516316                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10041159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3764376                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9117082                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2906678                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2906669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10041159                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           350                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38778088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38778088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1069581056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1069581056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12948802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12948802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12948802                       # Request fanout histogram
system.membus.respLayer1.occupancy        67068436199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44240661383                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    427417562.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   619605946.304495                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        67000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1535337500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1266967764500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3419340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212035550                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212035550                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212035550                       # number of overall hits
system.cpu0.icache.overall_hits::total      212035550                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36624221                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36624221                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36624221                       # number of overall misses
system.cpu0.icache.overall_misses::total     36624221                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 477885653496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 477885653496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 477885653496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 477885653496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248659771                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248659771                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248659771                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248659771                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13048.349984                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13048.349984                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13048.349984                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13048.349984                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3583                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          761                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.773333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   253.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34543295                       # number of writebacks
system.cpu0.icache.writebacks::total         34543295                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2080892                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2080892                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2080892                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2080892                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34543329                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34543329                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34543329                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34543329                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424142109499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424142109499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424142109499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424142109499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138918                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138918                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138918                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138918                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12278.553393                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12278.553393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12278.553393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12278.553393                       # average overall mshr miss latency
system.cpu0.icache.replacements              34543295                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212035550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212035550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36624221                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36624221                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 477885653496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 477885653496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248659771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248659771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13048.349984                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13048.349984                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2080892                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2080892                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34543329                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34543329                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424142109499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424142109499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138918                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138918                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12278.553393                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12278.553393                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246578613                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34543295                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.138248                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        531862869                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       531862869                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500155801                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500155801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500155801                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500155801                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56320514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56320514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56320514                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56320514                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1512684108773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1512684108773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1512684108773                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1512684108773                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556476315                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556476315                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556476315                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556476315                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101209                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101209                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101209                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101209                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26858.492605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26858.492605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26858.492605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26858.492605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11781185                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       350075                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           214256                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4040                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.986488                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.652228                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32600226                       # number of writebacks
system.cpu0.dcache.writebacks::total         32600226                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24631137                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24631137                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24631137                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24631137                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31689377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31689377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31689377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31689377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 570129465538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 570129465538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 570129465538                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 570129465538                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056946                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17991.185675                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17991.185675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17991.185675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17991.185675                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32600226                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364603582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364603582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40691822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40691822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 902878992500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 902878992500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405295404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405295404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100400                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100400                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22188.217389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22188.217389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15073777                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15073777                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25618045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25618045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 397892642000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 397892642000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063208                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063208                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15531.733276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15531.733276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135552219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135552219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15628692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15628692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 609805116273                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 609805116273                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.103377                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103377                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39018.307884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39018.307884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9557360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9557360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6071332                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6071332                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 172236823538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 172236823538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28368.869226                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28368.869226                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11469000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11469000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.440091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.440091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6587.593337                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6587.593337                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004297                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004297                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       755500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       755500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5174.657534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5174.657534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       609500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       609500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4174.657534                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4174.657534                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188577                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188577                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911718                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911718                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93606560000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93606560000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100295                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100295                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434090                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434090                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102670.518735                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102670.518735                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911717                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911717                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92694842000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92694842000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434090                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434090                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101670.630250                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101670.630250                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999327                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533950849                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32600864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.378426                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999327                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149769786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149769786                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34470122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29703605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6744                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              635154                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64815625                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34470122                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29703605                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6744                       # number of overall hits
system.l2.overall_hits::.cpu1.data             635154                       # number of overall hits
system.l2.overall_hits::total                64815625                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2895797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2025030                       # number of demand (read+write) misses
system.l2.demand_misses::total                4997285                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73203                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2895797                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3255                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2025030                       # number of overall misses
system.l2.overall_misses::total               4997285                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6384272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 286200941999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    301534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212078754500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     504965502999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6384272500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 286200941999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    301534000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212078754500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    504965502999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34543325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32599402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2660184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69812910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34543325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32599402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2660184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69812910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.088830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.325533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.761237                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071581                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.088830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.325533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.761237                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071581                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87213.263118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98833.220008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92637.173579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104728.697600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101047.969647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87213.263118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98833.220008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92637.173579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104728.697600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101047.969647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7577153                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3764376                       # number of writebacks
system.l2.writebacks::total                   3764376                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         463670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         271337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              735098                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        463670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        271337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             735098                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2432127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1753693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4262187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2432127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1753693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8767887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13030074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5648350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 226731660001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    268241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 170708492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 403356743501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5648350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 226731660001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    268241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 170708492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 736493294122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1139850037623                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.324332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.659237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.324332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.659237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77243.449483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93223.610445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82713.999383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97342.289671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94636.097267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77243.449483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93223.610445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82713.999383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97342.289671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83998.949134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87478.400938                       # average overall mshr miss latency
system.l2.replacements                       18268051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8994152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8994152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8994152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8994152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60561453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60561453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60561453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60561453                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8767887                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8767887                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 736493294122                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 736493294122                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83998.949134                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83998.949134                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.730769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7531.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5323.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       642000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       373500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1015500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.879310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19657.894737                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19911.764706                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       333500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       453500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19617.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19717.391304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5068122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           198461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5266583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1924142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3318401                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 196327852499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149472999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  345800851499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6992264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8584984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.275182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102033.972804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107206.049235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104207.071870                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       289296                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       167199                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           456495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1634846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1227060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2861906                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 156801547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122121332500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 278922879500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.233808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.770418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.333362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95912.120775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99523.521670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97460.531373                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34470122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34476866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            76458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6384272500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    301534000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6685806500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34543325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34553324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.325533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87213.263118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92637.173579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87444.171964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3243                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        76367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5648350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    268241500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5916591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.324332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77243.449483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82713.999383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77475.761782                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24635483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       436693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25072176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       971655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       630771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1602426                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89873089500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62605755500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 152478845000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25607138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1067464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26674602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.590906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92494.856199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99252.748620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95154.999357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       174374                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       104138                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       278512                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       797281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       526633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1323914                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69930113001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48587159500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118517272501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.493350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87710.748157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92259.997949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89520.371037                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          178                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          115                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               293                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          347                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          207                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             554                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6592000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6214500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12806500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          525                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          322                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           847                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.660952                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.642857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.654073                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18997.118156                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30021.739130                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23116.425993                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          206                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          245                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          348                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4808499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2039999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6848498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.319876                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.410862                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19626.526531                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19805.815534                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19679.591954                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                   147276010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18268548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.061725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.252325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.526547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.560123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.119214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.533266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.457068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.352082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1133224172                       # Number of tag accesses
system.l2.tags.data_accesses               1133224172                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4679936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     157168000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        207552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113607872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    552997632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          828660992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4679936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       207552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4887488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240920064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240920064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2455750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1775123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8640588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12947828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3764376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3764376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3683866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123716621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           163377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89427759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    435298524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             652290147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3683866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       163377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3847243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189643033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189643033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189643033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3683866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123716621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          163377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89427759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    435298524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            841933181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2409804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1758405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8635489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004085300250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229676                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24513575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12947828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3764376                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12947828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3764376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67765                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            763757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            765786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            804802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1060799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            801842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            828873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            769609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            757152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            889803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            760016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           777556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           767521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           819372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           762157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           762621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           788397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            242165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233920                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 446944640474                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64400315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            688445821724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34700.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53450.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9577996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1740366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12947828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3764376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2479533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2637054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2932262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1641583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1371741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1017207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  289529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  214444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  147202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   56494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  37463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 252969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 238898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5287937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.985729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.695261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.022927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1792411     33.90%     33.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2531792     47.88%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       447698      8.47%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       204228      3.86%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54609      1.03%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24919      0.47%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23633      0.45%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17641      0.33%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191006      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5287937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.079072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.342850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    298.213968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229671    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.223937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206752     90.02%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1893      0.82%     90.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15360      6.69%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4333      1.89%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1027      0.45%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              197      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              824324032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4336960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238479936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               828660992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240920064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       648.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    652.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1270387039500                       # Total gap between requests
system.mem_ctrls.avgGap                      76015.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4679808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    154227456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       207552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112537920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    552671296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238479936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3683765.351191910915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 121401937.561386063695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 163376.973194324120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88585533.934556111693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 435041645.042516410351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187722258.090773046017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2455750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1775123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8640588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3764376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2610531684                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 125328117413                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131870846                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97207260351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 463168041430                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30306423923848                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35700.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51034.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40663.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54760.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53603.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8050849.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18720787260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9950311635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45177943020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9796781160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100282818480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     238844072730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     286696797600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       709469511885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.467186                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 742572046746                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42420820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 485394238254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19035175740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10117409280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46785706800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9654238620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100282818480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     350650358760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     192544135680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       729069843360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.895815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 496496063039                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42420820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 731470221961                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12194619676.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60742274031.615631                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 493917743500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   233844432500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1036542672500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21583269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21583269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21583269                       # number of overall hits
system.cpu1.icache.overall_hits::total       21583269                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11098                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11098                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11098                       # number of overall misses
system.cpu1.icache.overall_misses::total        11098                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    455035000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    455035000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    455035000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    455035000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21594367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21594367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21594367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21594367                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41001.531808                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41001.531808                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41001.531808                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41001.531808                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9968                       # number of writebacks
system.cpu1.icache.writebacks::total             9968                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1098                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1098                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1098                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1098                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10000                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10000                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10000                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10000                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    392069000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    392069000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    392069000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    392069000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000463                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000463                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000463                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000463                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39206.900000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39206.900000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39206.900000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39206.900000                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9968                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21583269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21583269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11098                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11098                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    455035000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    455035000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21594367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21594367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41001.531808                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41001.531808                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1098                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1098                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10000                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10000                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    392069000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    392069000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000463                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000463                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39206.900000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39206.900000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991968                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21407165                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9968                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2147.588784                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        317557500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991968                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999749                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43198734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43198734                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33174369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33174369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33174369                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33174369                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8502652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8502652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8502652                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8502652                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 688086113459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 688086113459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 688086113459                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 688086113459                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41677021                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41677021                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41677021                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41677021                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204013                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204013                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204013                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204013                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80926.058536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80926.058536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80926.058536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80926.058536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6434924                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       330872                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            98747                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4234                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.165767                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.146434                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2660231                       # number of writebacks
system.cpu1.dcache.writebacks::total          2660231                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6614562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6614562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6614562                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6614562                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1888090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1888090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1888090                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1888090                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 148074573944                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 148074573944                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 148074573944                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 148074573944                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045303                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045303                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045303                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045303                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78425.590911                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78425.590911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78425.590911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78425.590911                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2660231                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27679485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27679485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4974501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4974501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 346656134500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 346656134500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32653986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32653986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69686.614698                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69686.614698                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3906796                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3906796                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1067705                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1067705                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69580283500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69580283500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032698                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032698                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65168.078730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65168.078730                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5494884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5494884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3528151                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3528151                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 341429978959                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 341429978959                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9023035                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9023035                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.391016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.391016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96773.062989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96773.062989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2707766                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2707766                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       820385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       820385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78494290444                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78494290444                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090921                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090921                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95679.821601                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95679.821601                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7797000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7797000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348837                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348837                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47254.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47254.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3988500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3988500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81397.959184                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81397.959184                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          127                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1007000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1007000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.282222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.282222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7929.133858                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7929.133858                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          127                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       880000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       880000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6929.133858                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6929.133858                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326839                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326839                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773158                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773158                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76934766500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76934766500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368171                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368171                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99507.172531                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99507.172531                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773158                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773158                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76161608500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76161608500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368171                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368171                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98507.172531                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98507.172531                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.587624                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37159883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2661138                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.963907                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        317569000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.587624                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90217049                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90217049                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1270387105000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61228713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12758528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60819567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14503675                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13458383                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8585830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8585830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34553329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26675386                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          847                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          847                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103629947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97801449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7982208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209443571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4421543552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4172776192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1277888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340506560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936104192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31728608                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241024768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101542448                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.272802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               93665145     92.24%     92.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7779555      7.66%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  95123      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2625      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101542448                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139628585999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48903997992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51857594122                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3993319969                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15012475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3260283672500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66901                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704060                       # Number of bytes of host memory used
host_op_rate                                    67004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40781.24                       # Real time elapsed on the host
host_tick_rate                               48794415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728308489                       # Number of instructions simulated
sim_ops                                    2732514595                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.989897                       # Number of seconds simulated
sim_ticks                                1989896567500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.612889                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              338233102                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           342990766                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29310161                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461514217                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             26681                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         114107                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87426                       # Number of indirect misses.
system.cpu0.branchPred.lookups              480906381                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1972                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1256                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29307461                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198881661                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40935468                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      734149871                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842733960                       # Number of instructions committed
system.cpu0.commit.committedOps             842734894                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3765770055                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.223788                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.092562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3514405422     93.33%     93.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     85930734      2.28%     95.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70446767      1.87%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14482557      0.38%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4146011      0.11%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9065104      0.24%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1436297      0.04%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24921695      0.66%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40935468      1.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3765770055                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15154                       # Number of function calls committed.
system.cpu0.commit.int_insts                829099255                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586975                       # Number of loads committed
system.cpu0.commit.membars                       1458                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1509      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836455     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230588175     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9306875      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842734894                       # Class of committed instruction
system.cpu0.commit.refs                     239895144                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842733960                       # Number of Instructions Simulated
system.cpu0.committedOps                    842734894                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.610112                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.610112                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2812971909                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2878                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           277631461                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1729680713                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               260260438                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                722552313                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29308771                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6035                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58122046                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  480906381                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                369865672                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3473307455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9372631                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                    2067030009                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          333                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               58623034                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123782                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         380596125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338259783                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.532041                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3883215477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.532299                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.893161                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2538942302     65.38%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               841301771     21.67%     87.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               367963796      9.48%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75727402      1.95%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46460902      1.20%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  143109      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12673674      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     526      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1995      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3883215477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1882645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            32069603                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273950029                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397183                       # Inst execution rate
system.cpu0.iew.exec_refs                   661725374                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10638350                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              967839509                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            425665395                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3173                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22003924                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19323672                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1568457614                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            651087024                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28257036                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1543096349                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5813225                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1119885656                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29308771                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1129995870                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34860161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          167739                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3213                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          999                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    195078420                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10015503                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           999                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12661827                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19407776                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                962013909                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1180391029                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744049                       # average fanout of values written-back
system.cpu0.iew.wb_producers                715785157                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.303825                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1187077484                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1931965603                       # number of integer regfile reads
system.cpu0.int_regfile_writes              902499162                       # number of integer regfile writes
system.cpu0.ipc                              0.216914                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216914                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1971      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            892117746     56.77%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11203      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  400      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           667473436     42.48%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11748309      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1571353384                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               361                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   64879542                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.041289                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3812600      5.88%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61064719     94.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2222      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1636230636                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7104903307                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1180390712                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2294180902                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1568452843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1571353384                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4771                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      725722723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         14102157                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           421                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    531653252                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3883215477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.404653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.021968                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3108658679     80.05%     80.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          392425300     10.11%     90.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          185600331      4.78%     94.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           64886404      1.67%     96.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75539567      1.95%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           36449336      0.94%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11831275      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4921068      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2903517      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3883215477                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.404457                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38455011                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8839796                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           425665395                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19323672                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    727                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3885098122                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    94695014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2223306224                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634553966                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              73538638                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               299339182                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             550376328                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7271474                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2235279415                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1656884789                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1255098771                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                725213176                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5308404                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29308771                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            605923660                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               620544813                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              330                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2235279085                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124464                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1908                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                294297479                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1901                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5301714607                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3271412200                       # The number of ROB writes
system.cpu0.timesIdled                          24274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  404                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.917718                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              158010380                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           158140501                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16175252                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        210761677                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29293                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72673                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43380                       # Number of indirect misses.
system.cpu1.branchPred.lookups              230348386                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          556                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           828                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16174475                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108384547                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26438324                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4650                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      332543269                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448943216                       # Number of instructions committed
system.cpu1.commit.committedOps             448944619                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1501697633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.298958                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.240145                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1359717873     90.55%     90.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     55391246      3.69%     94.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     35907666      2.39%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9241087      0.62%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1759742      0.12%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      8208250      0.55%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       806145      0.05%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4227300      0.28%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26438324      1.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1501697633                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7492                       # Number of function calls committed.
system.cpu1.commit.int_insts                435310595                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599972                       # Number of loads committed
system.cpu1.commit.membars                       2047                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2047      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331601463     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600800     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739877      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448944619                       # Class of committed instruction
system.cpu1.commit.refs                     117340677                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448943216                       # Number of Instructions Simulated
system.cpu1.committedOps                    448944619                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.468286                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.468286                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            972609189                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  827                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133097153                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             861482098                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148366691                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                397618240                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16177737                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1408                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21826750                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  230348386                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178997259                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1356423556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6153489                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     998699414                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32357028                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147938                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183996537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         158039673                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.641399                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1556598607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.641595                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.988934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               939900078     60.38%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               363638343     23.36%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               165449047     10.63%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66264456      4.26%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11273610      0.72%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  158505      0.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9913608      0.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     818      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1556598607                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         464859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17923176                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147260360                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.434325                       # Inst execution rate
system.cpu1.iew.exec_refs                   197247231                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8833144                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              442959132                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195391679                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3033                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15443926                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13766971                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          777816500                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188414087                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16647509                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            676271172                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2311003                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            258219653                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16177737                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            262324380                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4347567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           93913                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5405                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2952                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85791707                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6026266                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2952                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7963762                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9959414                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                459487167                       # num instructions consuming a value
system.cpu1.iew.wb_count                    624355502                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.791674                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363764116                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.400983                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     628743905                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               881859114                       # number of integer regfile reads
system.cpu1.int_regfile_writes              472661121                       # number of integer regfile writes
system.cpu1.ipc                              0.288327                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.288327                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2381      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            485672014     70.09%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5015      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           198225772     28.61%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9013211      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             692918681                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7451625                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010754                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1317052     17.67%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6134265     82.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  308      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             700367925                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2952531667                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    624355502                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1106691318                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 777811177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                692918681                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5323                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      328871881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2644073                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           673                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    204228048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1556598607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.445149                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.972265                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1174870493     75.48%     75.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          198672877     12.76%     88.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          116198751      7.46%     95.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           31800121      2.04%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20128216      1.29%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7744920      0.50%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4331708      0.28%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1591941      0.10%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1259580      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1556598607                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.445016                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20413709                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6890906                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195391679                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13766971                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    334                       # number of misc regfile reads
system.cpu1.numCycles                      1557063466                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2422627174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              767537830                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332823479                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28271976                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               165373936                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             179967698                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3293421                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1108921991                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             826820088                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          622954884                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                395546869                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5305519                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16177737                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            211848667                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               290131405                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1108921991                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        113568                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3227                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90611603                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3223                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2256746560                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1617944349                       # The number of ROB writes
system.cpu1.timesIdled                           4795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        120264784                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                71213                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           120539569                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                311                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2935769                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    176580894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     353065051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1243763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        95841                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68078803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     61118674                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136152207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       61214515                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          176476003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5027078                       # Transaction distribution
system.membus.trans_dist::CleanEvict        171457572                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2221                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            808                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101368                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101365                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     176476004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    529642419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              529642419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11622684544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11622684544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2133                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         176580401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               176580401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           176580401                       # Request fanout histogram
system.membus.respLayer1.occupancy       909299565413                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        414259158799                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 76                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           38                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1245987526.315789                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1472123937.840112                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           38    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2980507500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             38                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1942549041500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  47347526000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    369842068                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       369842068                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    369842068                       # number of overall hits
system.cpu0.icache.overall_hits::total      369842068                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23604                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23604                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23604                       # number of overall misses
system.cpu0.icache.overall_misses::total        23604                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1583125000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1583125000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1583125000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1583125000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    369865672                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    369865672                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    369865672                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    369865672                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000064                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000064                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67070.199966                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67070.199966                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67070.199966                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67070.199966                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1916                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.060606                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21366                       # number of writebacks
system.cpu0.icache.writebacks::total            21366                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2239                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2239                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2239                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2239                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21365                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21365                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1439433500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1439433500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1439433500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1439433500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67373.437866                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67373.437866                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67373.437866                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67373.437866                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21366                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    369842068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      369842068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23604                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23604                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1583125000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1583125000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    369865672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    369865672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67070.199966                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67070.199966                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2239                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2239                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1439433500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1439433500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67373.437866                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67373.437866                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          369863698                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21398                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17284.965791                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        739752710                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       739752710                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    229018225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       229018225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    229018225                       # number of overall hits
system.cpu0.dcache.overall_hits::total      229018225                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    101659129                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     101659129                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    101659129                       # number of overall misses
system.cpu0.dcache.overall_misses::total    101659129                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8440889417221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8440889417221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8440889417221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8440889417221                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    330677354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    330677354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    330677354                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    330677354                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.307427                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.307427                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.307427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.307427                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83031.297831                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83031.297831                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83031.297831                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83031.297831                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2044947647                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       746853                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35754511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12331                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.194116                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.567107                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53541683                       # number of writebacks
system.cpu0.dcache.writebacks::total         53541683                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     48114670                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     48114670                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     48114670                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     48114670                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53544459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53544459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53544459                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53544459                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5554889355958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5554889355958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5554889355958                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5554889355958                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.161924                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.161924                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.161924                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.161924                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103743.495773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103743.495773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103743.495773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103743.495773                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53541683                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    221821837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      221821837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     99549785                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     99549785                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8308449185000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8308449185000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321371622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321371622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.309765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.309765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83460.242380                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83460.242380                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     46242174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     46242174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53307611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53307611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5541726729500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5541726729500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.165875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.165875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103957.514238                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103957.514238                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7196388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7196388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2109344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2109344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132440232221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132440232221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9305732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9305732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.226671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.226671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62787.403203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62787.403203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1872496                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1872496                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236848                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236848                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13162626458                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13162626458                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55574.150755                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55574.150755                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          255                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          255                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8993500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8993500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.180723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.180723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35268.627451                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35268.627451                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          225                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          225                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021262                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021262                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          772                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          772                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          401                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          401                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.341858                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.341858                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4492.518703                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4492.518703                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          401                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          401                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1400500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1400500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.341858                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.341858                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3492.518703                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3492.518703                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          195                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          195                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       910000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       910000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.155255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.155255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4666.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4666.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          180                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          180                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       711500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       711500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.143312                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.143312                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3952.777778                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3952.777778                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999503                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          282569450                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53543062                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.277424                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999503                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        714905418                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       714905418                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4479321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1784358                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6271283                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6501                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4479321                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1103                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1784358                       # number of overall hits
system.l2.overall_hits::total                 6271283                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49044809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4010                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12673986                       # number of demand (read+write) misses
system.l2.demand_misses::total               61737669                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14864                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49044809                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4010                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12673986                       # number of overall misses
system.l2.overall_misses::total              61737669                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1335658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5402144201750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    377259999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1464822498873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6868679618622                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1335658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5402144201750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    377259999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1464822498873                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6868679618622                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53524130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14458344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             68008952                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53524130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14458344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            68008952                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.695717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.916312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.784275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.876586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907787                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.695717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.916312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.784275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.876586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907787                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89858.584499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110147.114688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94079.800249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115577.096177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111255.894981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89858.584499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110147.114688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94079.800249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115577.096177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111255.894981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            8734808                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    455052                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.195186                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 114315005                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5027079                       # number of writebacks
system.l2.writebacks::total                   5027079                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1070291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         655751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1726140                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1070291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        655751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1726140                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     47974518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12018235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60011529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     47974518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12018235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    117174736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        177186265                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1184024001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4856418854359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    334253999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1302507346545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6160444478904                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1184024001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4856418854359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    334253999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1302507346545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10551647030558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16712091509462                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.693377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.896316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.774888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.831232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.693377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.896316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.774888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.831232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.605337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79926.015998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101229.132815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84364.966936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108377.590099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102654.349615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79926.015998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101229.132815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84364.966936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108377.590099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90050.529583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94319.339648                       # average overall mshr miss latency
system.l2.replacements                      236977977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5222113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5222113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5222113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5222113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61601165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61601165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61601165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61601165                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    117174736                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      117174736                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10551647030558                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10551647030558                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90050.529583                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90050.529583                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             197                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  229                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           615                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           200                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                815                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2369000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       786500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3155500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          812                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          232                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1044                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.757389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.862069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.780651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3852.032520                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3932.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3871.779141                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          613                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           809                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12361000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4091000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16452000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.754926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.844828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.774904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20164.763458                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20872.448980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20336.217553                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.836957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.848485                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       137000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1540500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1677500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.836957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20006.493506                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19970.238095                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            94730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                176706                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         140741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         133986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              274727                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11622703500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11037221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22659924500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.597700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.620415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.608566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82582.214849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82375.927336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82481.607196                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        86815                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86549                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173364                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        53926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        47437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5380243000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4846273500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10226516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.219654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.224536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99770.852650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102162.310011                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100890.033839                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1335658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    377259999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1712917999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.695717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.784275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.712818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89858.584499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94079.800249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90755.430698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1184024001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    334253999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1518278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.693377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.774888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.709117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79926.015998                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84364.966936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80862.697060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4384591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1702382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6086973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48904068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12540000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61444068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5390521498250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1453785277873                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6844306776123                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53288659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14242382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67531041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.917720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.880471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110226.443703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115931.840341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111390.846975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       983476                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       569202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1552678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     47920592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11970798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     59891390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4851038611359                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1297661073045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6148699684404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.899264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.840505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.886872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101230.773847                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108402.219555                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102664.167327                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   249715632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 236978042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.053750                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.609557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.933826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.053346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.400384                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.306399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.202091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.443756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1315647962                       # Number of tag accesses
system.l2.tags.data_accesses               1315647962                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        948160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3071327360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        253568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     769515968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7458906496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11300951552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       948160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       253568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1201728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321732992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321732992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       47989490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12023687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    116545414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           176577368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5027078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5027078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           476487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1543460806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           127428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        386711541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3748389046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5679165308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       476487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       127428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           603915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161683274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161683274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161683274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          476487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1543460806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          127428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       386711541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3748389046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5840848582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5019698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47931467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11994981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 116476186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.055758816250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309623                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309623                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           233291616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4732504                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   176577369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5027078                       # Number of write requests accepted
system.mem_ctrls.readBursts                 176577369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5027078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155958                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7380                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          10695248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10512034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9941202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10247036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12941594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          13085928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11242032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          10743035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10556406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10645256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11373563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11056185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10794944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10790951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10767680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11028317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7219919093809                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               882107055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            10527820550059                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40924.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59674.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                128003417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2313924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             176577369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5027078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9522085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12007735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                16036529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                15882530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                16545671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                16757797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                14526420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13960859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12335748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8554478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                9713717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               14731267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9156675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2771516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1900055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1077573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 626829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 264184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  41459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 246760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 338095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 339568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 320593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 317768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 316315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51123772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.139613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.275490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   130.541893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3552891      6.95%      6.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     37607649     73.56%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2311482      4.52%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5369229     10.50%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1267414      2.48%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       243884      0.48%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       309507      0.61%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       137194      0.27%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       324522      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51123772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     569.793714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.531937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  25267.015207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       309497     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143           67      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215           27      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.3593e+06-2.49037e+06           28      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.196039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           280599     90.63%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7276      2.35%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13869      4.48%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4753      1.54%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1550      0.50%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              637      0.21%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              308      0.10%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              249      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              166      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               96      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               63      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               35      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309623                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11290970304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9981312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321260480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11300951616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321732992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5674.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5679.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    44.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1989896628001                       # Total gap between requests
system.mem_ctrls.avgGap                      10957.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       948160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3067613888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       253568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    767678784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7454475904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321260480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 476487.077512384334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1541594642.707478284836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 127427.728727915397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 385788284.948132097721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3746162501.986425399780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161445818.464632332325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     47989490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12023687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    116545415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5027078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    567319524                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2860149813064                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    168750002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 802095725615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6864838941854                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50356624312408                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38293.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59599.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42592.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66709.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58902.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10017076.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         181229821920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96325949940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        621274976280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13295444400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157081086240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     899485252140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6659016960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1975351547880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        992.690565                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9776922461                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66447160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1913672485039                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         183793860180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          97688764800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        638373898260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12907363500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157081086240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     900270284070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5997937440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1996113194490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1003.124096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8066085011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66447160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1915383322489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                572                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4220783893.728223                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8498619266.778524                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30564966000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   778531590000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1211364977500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178991695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178991695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178991695                       # number of overall hits
system.cpu1.icache.overall_hits::total      178991695                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5564                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5564                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5564                       # number of overall misses
system.cpu1.icache.overall_misses::total         5564                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    429710000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    429710000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    429710000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    429710000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178997259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178997259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178997259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178997259                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77230.409777                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77230.409777                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77230.409777                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77230.409777                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5113                       # number of writebacks
system.cpu1.icache.writebacks::total             5113                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          451                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          451                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          451                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          451                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5113                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5113                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    398083500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    398083500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    398083500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    398083500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77857.128887                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77857.128887                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77857.128887                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77857.128887                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5113                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178991695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178991695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5564                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5564                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    429710000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    429710000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178997259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178997259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77230.409777                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77230.409777                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          451                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          451                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    398083500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    398083500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77857.128887                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77857.128887                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          179182912                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5145                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34826.610690                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        357999631                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       357999631                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    117213279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       117213279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    117213279                       # number of overall hits
system.cpu1.dcache.overall_hits::total      117213279                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     44736303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      44736303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     44736303                       # number of overall misses
system.cpu1.dcache.overall_misses::total     44736303                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3639894867889                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3639894867889                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3639894867889                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3639894867889                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161949582                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161949582                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161949582                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161949582                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.276236                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.276236                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.276236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.276236                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81363.336347                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81363.336347                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81363.336347                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81363.336347                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    324146235                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2085758                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4587506                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          26173                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.658487                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.691208                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14474980                       # number of writebacks
system.cpu1.dcache.writebacks::total         14474980                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     30258538                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     30258538                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     30258538                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     30258538                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14477765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14477765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14477765                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14477765                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1510441915392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1510441915392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1510441915392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1510441915392                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089397                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089397                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089397                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089397                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104328.390148                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104328.390148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104328.390148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104328.390148                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14474980                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111558431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111558431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     42652715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     42652715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3508745914000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3508745914000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154211146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154211146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.276586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.276586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82263.131761                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82263.131761                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     28391322                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28391322                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14261393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14261393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1498170739500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1498170739500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105050.799701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105050.799701                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5654848                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5654848                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2083588                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2083588                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 131148953889                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 131148953889                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7738436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7738436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269252                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269252                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62943.803616                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62943.803616                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1867216                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1867216                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216372                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216372                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12271175892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12271175892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56713.326549                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56713.326549                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          258                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          258                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23438500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23438500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.169737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.169737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 90846.899225                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 90846.899225                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12717500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12717500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096711                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096711                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 86513.605442                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86513.605442                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          422                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          422                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4036500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4036500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.293463                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.293463                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9565.165877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9565.165877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3614500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3614500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.293463                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.293463                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8565.165877                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8565.165877                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          554                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            554                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          274                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          274                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1486500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1486500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          828                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          828                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.330918                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.330918                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5425.182482                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5425.182482                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1212500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1212500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.330918                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.330918                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4425.182482                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4425.182482                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.819503                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131698304                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14477435                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.096798                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.819503                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994359                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994359                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        338384142                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       338384142                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1989896567500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67595154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10249192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62821027                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       231950898                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        186294248                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2450                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           823                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67568675                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160611718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43412272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204103426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2734848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6852212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       654464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851732672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8707334080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       423312318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 324162688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        491348933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.127316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.333911                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              428888109     87.29%     87.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1               62364983     12.69%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  95841      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          491348933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136146906064                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80324276555                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32071455                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21723203008                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7676486                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
