{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 16:18:21 2017 " "Info: Processing started: Mon Mar 20 16:18:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2Bot EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2Bot\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst11\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk0 6 11 0 0 " "Info: Implementing clock multiplication of 6, clock division of 11, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk1 4 9 0 0 " "Info: Implementing clock multiplication of 4, clock division of 9, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk0 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk2 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 12779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 12780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 12781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3198 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3198 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3198 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_32Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_32Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7~0 " "Info: Destination node inst7~0" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 6101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Destination node VEL_CONTROL:inst51\|I_WARN_INT" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|I_WARN_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Destination node VEL_CONTROL:inst52\|I_WARN_INT" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|I_WARN_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3864 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3304 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_170KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_170KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|inst1 " "Info: Destination node IR_RCVR:inst44\|inst1" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2197 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|inst5 " "Info: Destination node IR_RCVR:inst44\|inst5" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2198 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SONAR:inst54\|SONAR_INT " "Info: Destination node SONAR:inst54\|SONAR_INT" {  } { { "SONAR.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SONAR.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR:inst54|SONAR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1142 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_170KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3307 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_100Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTIMER:inst21\|INT " "Info: Destination node CTIMER:inst21\|INT" {  } { { "CTIMER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/CTIMER.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTIMER:inst21|INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3305 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst40 " "Info: Destination node inst40" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 200 104 168 248 "inst40" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3623 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3303 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_400KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_400KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Destination node I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst16|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Destination node oneshot_i2c:inst18\|i2c_master:inst\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3753 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3308 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk  " "Info: Automatically promoted node I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst16|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Destination node UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_LIMITER.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1321 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 3306 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR_RCVR:inst44\|inst17  " "Info: Automatically promoted node IR_RCVR:inst44\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR_RCVR:inst44\|inst7  " "Info: Automatically promoted node IR_RCVR:inst44\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2080 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2082 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2084 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2086 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 65 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2088 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_RCVR:inst44|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 2196 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 1909 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/" 0 { } { { 0 { 0 ""} 0 4334 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:inst11\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll1.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/altpll1.vhd" 137 0 0 } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 80 624 864 256 "inst11" "" } } } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2152 416 592 2168 "AUD_XCK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Info: Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.867 ns register register " "Info: Estimated most critical path is register to register delay of 26.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|POSITION_INT\[1\] 1 REG LAB_X44_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y17; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.393 ns) 1.057 ns VEL_CONTROL:inst51\|Add3~3 2 COMB LAB_X43_Y17 2 " "Info: 2: + IC(0.664 ns) + CELL(0.393 ns) = 1.057 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { VEL_CONTROL:inst51|POSITION_INT[1] VEL_CONTROL:inst51|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.467 ns VEL_CONTROL:inst51\|Add3~4 3 COMB LAB_X43_Y17 6 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.467 ns; Loc. = LAB_X43_Y17; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51\|Add3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 2.469 ns VEL_CONTROL:inst51\|Add4~5 4 COMB LAB_X42_Y17 2 " "Info: 4: + IC(0.588 ns) + CELL(0.414 ns) = 2.469 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst51|Add3~4 VEL_CONTROL:inst51|Add4~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.540 ns VEL_CONTROL:inst51\|Add4~7 5 COMB LAB_X42_Y17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.540 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~5 VEL_CONTROL:inst51|Add4~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.611 ns VEL_CONTROL:inst51\|Add4~9 6 COMB LAB_X42_Y17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.611 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.682 ns VEL_CONTROL:inst51\|Add4~11 7 COMB LAB_X42_Y17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.682 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.753 ns VEL_CONTROL:inst51\|Add4~13 8 COMB LAB_X42_Y17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.753 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.824 ns VEL_CONTROL:inst51\|Add4~15 9 COMB LAB_X42_Y17 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.824 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.895 ns VEL_CONTROL:inst51\|Add4~17 10 COMB LAB_X42_Y17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.895 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.966 ns VEL_CONTROL:inst51\|Add4~19 11 COMB LAB_X42_Y17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.966 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.037 ns VEL_CONTROL:inst51\|Add4~21 12 COMB LAB_X42_Y17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.037 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.108 ns VEL_CONTROL:inst51\|Add4~23 13 COMB LAB_X42_Y17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.108 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.179 ns VEL_CONTROL:inst51\|Add4~25 14 COMB LAB_X42_Y17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.179 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.250 ns VEL_CONTROL:inst51\|Add4~27 15 COMB LAB_X42_Y17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.250 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.321 ns VEL_CONTROL:inst51\|Add4~29 16 COMB LAB_X42_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.321 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.392 ns VEL_CONTROL:inst51\|Add4~31 17 COMB LAB_X42_Y17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.392 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.553 ns VEL_CONTROL:inst51\|Add4~33 18 COMB LAB_X42_Y16 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 3.553 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.624 ns VEL_CONTROL:inst51\|Add4~35 19 COMB LAB_X42_Y16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.624 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.695 ns VEL_CONTROL:inst51\|Add4~37 20 COMB LAB_X42_Y16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.695 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.766 ns VEL_CONTROL:inst51\|Add4~39 21 COMB LAB_X42_Y16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.766 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.837 ns VEL_CONTROL:inst51\|Add4~41 22 COMB LAB_X42_Y16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.837 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.908 ns VEL_CONTROL:inst51\|Add4~43 23 COMB LAB_X42_Y16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.908 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.979 ns VEL_CONTROL:inst51\|Add4~45 24 COMB LAB_X42_Y16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.979 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.050 ns VEL_CONTROL:inst51\|Add4~47 25 COMB LAB_X42_Y16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.050 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.121 ns VEL_CONTROL:inst51\|Add4~49 26 COMB LAB_X42_Y16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.121 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.192 ns VEL_CONTROL:inst51\|Add4~51 27 COMB LAB_X42_Y16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.192 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.263 ns VEL_CONTROL:inst51\|Add4~53 28 COMB LAB_X42_Y16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.263 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.334 ns VEL_CONTROL:inst51\|Add4~55 29 COMB LAB_X42_Y16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.334 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.405 ns VEL_CONTROL:inst51\|Add4~57 30 COMB LAB_X42_Y16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.405 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.476 ns VEL_CONTROL:inst51\|Add4~59 31 COMB LAB_X42_Y16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.476 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.547 ns VEL_CONTROL:inst51\|Add4~61 32 COMB LAB_X42_Y16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.547 ns; Loc. = LAB_X42_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add4~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.957 ns VEL_CONTROL:inst51\|Add4~62 33 COMB LAB_X42_Y16 47 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 4.957 ns; Loc. = LAB_X42_Y16; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add4~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 5.713 ns VEL_CONTROL:inst51\|VEL_ERR~8 34 COMB LAB_X41_Y16 1 " "Info: 34: + IC(0.606 ns) + CELL(0.150 ns) = 5.713 ns; Loc. = LAB_X41_Y16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.278 ns VEL_CONTROL:inst51\|VEL_ERR~9 35 COMB LAB_X41_Y16 29 " "Info: 35: + IC(0.415 ns) + CELL(0.150 ns) = 6.278 ns; Loc. = LAB_X41_Y16; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 7.320 ns VEL_CONTROL:inst51\|VEL_ERR~30 36 COMB LAB_X42_Y15 2 " "Info: 36: + IC(0.622 ns) + CELL(0.420 ns) = 7.320 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 8.322 ns VEL_CONTROL:inst51\|Add6~3 37 COMB LAB_X41_Y15 2 " "Info: 37: + IC(0.588 ns) + CELL(0.414 ns) = 8.322 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.393 ns VEL_CONTROL:inst51\|Add6~5 38 COMB LAB_X41_Y15 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.393 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.464 ns VEL_CONTROL:inst51\|Add6~7 39 COMB LAB_X41_Y15 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.464 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.535 ns VEL_CONTROL:inst51\|Add6~9 40 COMB LAB_X41_Y15 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.535 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.606 ns VEL_CONTROL:inst51\|Add6~11 41 COMB LAB_X41_Y15 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.606 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.677 ns VEL_CONTROL:inst51\|Add6~13 42 COMB LAB_X41_Y15 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.677 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.748 ns VEL_CONTROL:inst51\|Add6~15 43 COMB LAB_X41_Y15 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 8.748 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.819 ns VEL_CONTROL:inst51\|Add6~17 44 COMB LAB_X41_Y15 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 8.819 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.890 ns VEL_CONTROL:inst51\|Add6~19 45 COMB LAB_X41_Y15 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 8.890 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.961 ns VEL_CONTROL:inst51\|Add6~21 46 COMB LAB_X41_Y15 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 8.961 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.032 ns VEL_CONTROL:inst51\|Add6~23 47 COMB LAB_X41_Y15 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.032 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.103 ns VEL_CONTROL:inst51\|Add6~25 48 COMB LAB_X41_Y15 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.103 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.174 ns VEL_CONTROL:inst51\|Add6~27 49 COMB LAB_X41_Y15 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.174 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.245 ns VEL_CONTROL:inst51\|Add6~29 50 COMB LAB_X41_Y15 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.245 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.316 ns VEL_CONTROL:inst51\|Add6~31 51 COMB LAB_X41_Y15 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.316 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 9.477 ns VEL_CONTROL:inst51\|Add6~33 52 COMB LAB_X41_Y14 2 " "Info: 52: + IC(0.090 ns) + CELL(0.071 ns) = 9.477 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.548 ns VEL_CONTROL:inst51\|Add6~35 53 COMB LAB_X41_Y14 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.548 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.619 ns VEL_CONTROL:inst51\|Add6~37 54 COMB LAB_X41_Y14 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.619 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.690 ns VEL_CONTROL:inst51\|Add6~39 55 COMB LAB_X41_Y14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.690 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.100 ns VEL_CONTROL:inst51\|Add6~40 56 COMB LAB_X41_Y14 3 " "Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 10.100 ns; Loc. = LAB_X41_Y14; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~40 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 10.856 ns VEL_CONTROL:inst51\|LessThan7~6 57 COMB LAB_X40_Y14 1 " "Info: 57: + IC(0.606 ns) + CELL(0.150 ns) = 10.856 ns; Loc. = LAB_X40_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan7~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { VEL_CONTROL:inst51|Add6~40 VEL_CONTROL:inst51|LessThan7~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.420 ns) 11.880 ns VEL_CONTROL:inst51\|LessThan7~7 58 COMB LAB_X42_Y14 1 " "Info: 58: + IC(0.604 ns) + CELL(0.420 ns) = 11.880 ns; Loc. = LAB_X42_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan7~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { VEL_CONTROL:inst51|LessThan7~6 VEL_CONTROL:inst51|LessThan7~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 12.445 ns VEL_CONTROL:inst51\|LessThan7~10 59 COMB LAB_X42_Y14 3 " "Info: 59: + IC(0.145 ns) + CELL(0.420 ns) = 12.445 ns; Loc. = LAB_X42_Y14; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|LessThan7~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan7~7 VEL_CONTROL:inst51|LessThan7~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 13.010 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 60 COMB LAB_X42_Y14 30 " "Info: 60: + IC(0.290 ns) + CELL(0.275 ns) = 13.010 ns; Loc. = LAB_X42_Y14; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan7~10 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 14.037 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~60 61 COMB LAB_X38_Y14 22 " "Info: 61: + IC(0.877 ns) + CELL(0.150 ns) = 14.037 ns; Loc. = LAB_X38_Y14; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~60 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(2.663 ns) 17.140 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4 62 COMB DSPMULT_X39_Y14_N0 1 " "Info: 62: + IC(0.440 ns) + CELL(2.663 ns) = 17.140 ns; Loc. = DSPMULT_X39_Y14_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~60 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/mult_q3t.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.364 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\] 63 COMB DSPOUT_X39_Y14_N2 2 " "Info: 63: + IC(0.000 ns) + CELL(0.224 ns) = 17.364 ns; Loc. = DSPOUT_X39_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/mult_q3t.tdf" 75 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.420 ns) 18.614 ns VEL_CONTROL:inst51\|Add10~4 64 COMB LAB_X35_Y14 2 " "Info: 64: + IC(0.830 ns) + CELL(0.420 ns) = 18.614 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 19.616 ns VEL_CONTROL:inst51\|Add11~5 65 COMB LAB_X34_Y14 2 " "Info: 65: + IC(0.588 ns) + CELL(0.414 ns) = 19.616 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst51|Add10~4 VEL_CONTROL:inst51|Add11~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.026 ns VEL_CONTROL:inst51\|Add11~6 66 COMB LAB_X34_Y14 2 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 20.026 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~5 VEL_CONTROL:inst51|Add11~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.149 ns) 20.781 ns VEL_CONTROL:inst51\|LessThan10~1 67 COMB LAB_X33_Y14 1 " "Info: 67: + IC(0.606 ns) + CELL(0.149 ns) = 20.781 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { VEL_CONTROL:inst51|Add11~6 VEL_CONTROL:inst51|LessThan10~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 21.345 ns VEL_CONTROL:inst51\|LessThan10~2 68 COMB LAB_X33_Y14 1 " "Info: 68: + IC(0.415 ns) + CELL(0.149 ns) = 21.345 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 21.910 ns VEL_CONTROL:inst51\|LessThan10~3 69 COMB LAB_X33_Y14 1 " "Info: 69: + IC(0.290 ns) + CELL(0.275 ns) = 21.910 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~2 VEL_CONTROL:inst51|LessThan10~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 22.475 ns VEL_CONTROL:inst51\|LessThan10~4 70 COMB LAB_X33_Y14 1 " "Info: 70: + IC(0.415 ns) + CELL(0.150 ns) = 22.475 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~3 VEL_CONTROL:inst51|LessThan10~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.149 ns) 23.548 ns VEL_CONTROL:inst51\|LessThan10~5 71 COMB LAB_X34_Y12 1 " "Info: 71: + IC(0.924 ns) + CELL(0.149 ns) = 23.548 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { VEL_CONTROL:inst51|LessThan10~4 VEL_CONTROL:inst51|LessThan10~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 24.113 ns VEL_CONTROL:inst51\|LessThan10~6 72 COMB LAB_X34_Y12 3 " "Info: 72: + IC(0.415 ns) + CELL(0.150 ns) = 24.113 ns; Loc. = LAB_X34_Y12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~5 VEL_CONTROL:inst51|LessThan10~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.438 ns) 25.155 ns VEL_CONTROL:inst51\|LessThan10~13 73 COMB LAB_X33_Y13 1 " "Info: 73: + IC(0.604 ns) + CELL(0.438 ns) = 25.155 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 25.720 ns VEL_CONTROL:inst51\|MOTOR_CMD\[23\]~27 74 COMB LAB_X33_Y13 17 " "Info: 74: + IC(0.415 ns) + CELL(0.150 ns) = 25.720 ns; Loc. = LAB_X33_Y13; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[23\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[23]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.150 ns) 26.783 ns VEL_CONTROL:inst51\|MOTOR_CMD\[24\]~0 75 COMB LAB_X34_Y12 1 " "Info: 75: + IC(0.913 ns) + CELL(0.150 ns) = 26.783 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[24\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { VEL_CONTROL:inst51|MOTOR_CMD[23]~27 VEL_CONTROL:inst51|MOTOR_CMD[24]~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.867 ns VEL_CONTROL:inst51\|MOTOR_CMD\[24\] 76 REG LAB_X34_Y12 2 " "Info: 76: + IC(0.000 ns) + CELL(0.084 ns) = 26.867 ns; Loc. = LAB_X34_Y12; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[24]~0 VEL_CONTROL:inst51|MOTOR_CMD[24] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.827 ns ( 51.46 % ) " "Info: Total cell delay = 13.827 ns ( 51.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.040 ns ( 48.54 % ) " "Info: Total interconnect delay = 13.040 ns ( 48.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.867 ns" { VEL_CONTROL:inst51|POSITION_INT[1] VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~4 VEL_CONTROL:inst51|Add4~5 VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~40 VEL_CONTROL:inst51|LessThan7~6 VEL_CONTROL:inst51|LessThan7~7 VEL_CONTROL:inst51|LessThan7~10 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~60 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~4 VEL_CONTROL:inst51|Add11~5 VEL_CONTROL:inst51|Add11~6 VEL_CONTROL:inst51|LessThan10~1 VEL_CONTROL:inst51|LessThan10~2 VEL_CONTROL:inst51|LessThan10~3 VEL_CONTROL:inst51|LessThan10~4 VEL_CONTROL:inst51|LessThan10~5 VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[23]~27 VEL_CONTROL:inst51|MOTOR_CMD[24]~0 VEL_CONTROL:inst51|MOTOR_CMD[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 16:18:55 2017 " "Info: Processing ended: Mon Mar 20 16:18:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
