<stg><name>MadgwickAHRSupdateIM</name>


<trans_list>

<trans id="943" from="1" to="2">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="2" to="3">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="3" to="4">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="4" to="5">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="5" to="6">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="6" to="7">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="7" to="8">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="8" to="9">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="9" to="10">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="10" to="11">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="11" to="12">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="12" to="13">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="13" to="14">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="14" to="15">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="15" to="16">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="16" to="17">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="17" to="18">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="18" to="19">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="19" to="20">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="20" to="21">
<condition id="230">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="20" to="151">
<condition id="229">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="21" to="22">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="22" to="23">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="23" to="24">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="24" to="25">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="25" to="26">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="26" to="27">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="27" to="28">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="28" to="29">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="29" to="30">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="30" to="31">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="31" to="32">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="32" to="33">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="33" to="34">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="34" to="35">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="35" to="36">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="36" to="37">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="37" to="38">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="38" to="39">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="39" to="40">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="40" to="41">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="41" to="42">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="42" to="43">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="43" to="44">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="44" to="45">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="45" to="46">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="46" to="47">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="47" to="48">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="48" to="49">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="49" to="50">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="50" to="51">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="51" to="52">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="52" to="53">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="53" to="54">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="54" to="55">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="55" to="56">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="56" to="57">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="57" to="58">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="58" to="59">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="59" to="60">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="60" to="61">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="61" to="62">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="62" to="63">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="63" to="64">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="64" to="65">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="65" to="66">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="66" to="67">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="67" to="68">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="68" to="69">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="69" to="70">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="70" to="71">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="71" to="72">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="72" to="73">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="73" to="74">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="74" to="75">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="75" to="76">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="76" to="77">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="77" to="78">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="78" to="79">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="79" to="80">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="80" to="81">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="81" to="82">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="82" to="83">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="83" to="84">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="84" to="85">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="85" to="86">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="86" to="87">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="87" to="88">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="88" to="89">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="89" to="90">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="90" to="91">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="91" to="92">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="92" to="93">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="93" to="94">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="94" to="95">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="95" to="96">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="96" to="97">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="97" to="98">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="98" to="99">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="99" to="100">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="100" to="101">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="101" to="102">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="102" to="103">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="103" to="104">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="104" to="105">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="105" to="106">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="106" to="107">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="107" to="108">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="108" to="109">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="109" to="110">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="110" to="111">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="111" to="112">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="112" to="113">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="113" to="114">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="114" to="115">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="115" to="116">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="116" to="117">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="117" to="118">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="118" to="119">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="119" to="120">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="120" to="121">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="121" to="122">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="122" to="123">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="123" to="124">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="124" to="125">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="125" to="126">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="126" to="127">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="127" to="128">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="128" to="129">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="129" to="130">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="130" to="131">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="131" to="132">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="132" to="133">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="133" to="134">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="134" to="135">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="135" to="136">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="136" to="137">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="137" to="138">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="138" to="139">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="139" to="140">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="140" to="141">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="141" to="142">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="142" to="143">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="143" to="144">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="144" to="145">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="145" to="146">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="146" to="147">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="147" to="148">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="148" to="149">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="149" to="150">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="150" to="151">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="151" to="152">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="152" to="153">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="153" to="154">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="154" to="155">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="155" to="156">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="156" to="157">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="157" to="158">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="158" to="159">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="159" to="160">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="160" to="161">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="161" to="162">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="162" to="163">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="163" to="164">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="164" to="165">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="165" to="166">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="166" to="167">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="167" to="168">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="168" to="169">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="169" to="170">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="170" to="171">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="171" to="172">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="172" to="173">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="173" to="174">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="174" to="175">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="175" to="176">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="176" to="177">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="177" to="178">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="178" to="179">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="179" to="180">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="180" to="181">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="181" to="182">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="182" to="183">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="183" to="184">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="184" to="185">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="185" to="186">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="186" to="187">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="187" to="188">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="188" to="189">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="189" to="190">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="190" to="191">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="191" to="192">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="192" to="193">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="193" to="194">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="194" to="195">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="195" to="196">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="196" to="197">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="197" to="198">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="198" to="199">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="199" to="200">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="200" to="201">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="201" to="202">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="202" to="203">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="203" to="204">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="204" to="205">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:6  %q1_load = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:18  %q0_load = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:11  %q2_load = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
:27  %q0_load_1 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:29  %q1_load_1 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %gz_read = call float @_ssdm_op_Read.ap_auto.float(float %gz) nounwind

]]></Node>
<StgValue><ssdm name="gz_read"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %gy_read = call float @_ssdm_op_Read.ap_auto.float(float %gy) nounwind

]]></Node>
<StgValue><ssdm name="gy_read"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %gx_read = call float @_ssdm_op_Read.ap_auto.float(float %gx) nounwind

]]></Node>
<StgValue><ssdm name="gx_read"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_to_int = bitcast float %q1_load to i32

]]></Node>
<StgValue><ssdm name="tmp_to_int"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_neg = xor i32 %tmp_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp = bitcast i32 %tmp_neg to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fmul float %tmp, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fmul float %q2_load, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = fmul float %q0_load, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:20  %q2_load_1 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_2 = fmul float %q2_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_10 = fmul float %q0_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_11 = fmul float %q1_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:36  %q0_load_2 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_2"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_15 = fmul float %q0_load_2, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:38  %q1_load_2 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_16 = fmul float %q1_load_2, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="228" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fmul float %tmp, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fmul float %q2_load, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = fmul float %q0_load, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_2 = fmul float %q2_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_10 = fmul float %q0_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_11 = fmul float %q1_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_15 = fmul float %q0_load_2, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_16 = fmul float %q1_load_2, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="236" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fmul float %tmp, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fmul float %q2_load, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = fmul float %q0_load, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_2 = fmul float %q2_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_10 = fmul float %q0_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_11 = fmul float %q1_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_15 = fmul float %q0_load_2, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_16 = fmul float %q1_load_2, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="244" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = fmul float %tmp, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fmul float %q2_load, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:14  %q3_load = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_9 = fmul float %q3_load, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1 = fmul float %q0_load, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_2 = fmul float %q2_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_10 = fmul float %q0_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_11 = fmul float %q1_load_1, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_15 = fmul float %q0_load_2, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_16 = fmul float %q1_load_2, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="254" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_8 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_9 = fmul float %q3_load, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3 = fadd float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:23  %q3_load_1 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4 = fmul float %q3_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12 = fsub float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = fadd float %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_8 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_9 = fmul float %q3_load, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3 = fadd float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4 = fmul float %q3_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12 = fsub float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:32  %q3_load_2 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_2"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_13 = fmul float %q3_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = fadd float %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:41  %q2_load_2 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_2"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_18 = fmul float %q2_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="271" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_8 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_9 = fmul float %q3_load, %gz_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3 = fadd float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4 = fmul float %q3_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12 = fsub float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_13 = fmul float %q3_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = fadd float %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_18 = fmul float %q2_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="279" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_8 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3 = fadd float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4 = fmul float %q3_load_1, %gy_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12 = fsub float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_13 = fmul float %q3_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = fadd float %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_18 = fmul float %q2_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="286" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_8 = fsub float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3 = fadd float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12 = fsub float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_13 = fmul float %q3_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = fadd float %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_18 = fmul float %q2_load_2, %gx_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="292" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_s = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_5 = fsub float %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_14 = fadd float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_19 = fsub float %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="296" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_s = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_5 = fsub float %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_14 = fadd float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_19 = fsub float %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="300" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_s = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_5 = fsub float %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_14 = fadd float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_19 = fsub float %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="304" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_s = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_5 = fsub float %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_14 = fadd float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_19 = fsub float %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="308" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_s = fsub float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_5 = fsub float %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_14 = fadd float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_19 = fsub float %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="312" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %qDot1 = fmul float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot1"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %qDot2 = fmul float %tmp_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot2"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %qDot3 = fmul float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot3"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %qDot4 = fmul float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="316" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %qDot1 = fmul float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot1"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %qDot2 = fmul float %tmp_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot2"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %qDot3 = fmul float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot3"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %qDot4 = fmul float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %az_read = call float @_ssdm_op_Read.ap_auto.float(float %az) nounwind

]]></Node>
<StgValue><ssdm name="az_read"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ay_read = call float @_ssdm_op_Read.ap_auto.float(float %ay) nounwind

]]></Node>
<StgValue><ssdm name="ay_read"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ax_read = call float @_ssdm_op_Read.ap_auto.float(float %ax) nounwind

]]></Node>
<StgValue><ssdm name="ax_read"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %qDot1 = fmul float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot1"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %qDot2 = fmul float %tmp_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot2"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %qDot3 = fmul float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot3"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %qDot4 = fmul float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot4"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_27 = fcmp oeq float %ax_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_101 = fcmp oeq float %ay_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_106 = fcmp oeq float %az_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="330" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %qDot1 = fmul float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot1"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %qDot2 = fmul float %tmp_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot2"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %qDot3 = fmul float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot3"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %qDot4 = fmul float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="qDot4"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:45  %ax_to_int = bitcast float %ax_read to i32

]]></Node>
<StgValue><ssdm name="ax_to_int"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="32">
<![CDATA[
:47  %tmp_21 = trunc i32 %ax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:48  %notlhs = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:49  %notrhs = icmp eq i23 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %tmp_22 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:52  %tmp_75 = and i1 %tmp_22, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:53  %ay_to_int = bitcast float %ay_read to i32

]]></Node>
<StgValue><ssdm name="ay_to_int"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ay_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="32">
<![CDATA[
:55  %tmp_99 = trunc i32 %ay_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %notlhs4 = icmp ne i8 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:57  %notrhs5 = icmp eq i23 %tmp_99, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_100 = or i1 %notrhs5, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_102 = and i1 %tmp_100, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
:61  %az_to_int = bitcast float %az_read to i32

]]></Node>
<StgValue><ssdm name="az_to_int"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %az_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="32">
<![CDATA[
:63  %tmp_104 = trunc i32 %az_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %notlhs6 = icmp ne i8 %tmp_103, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:65  %notrhs7 = icmp eq i23 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:66  %tmp_105 = or i1 %notrhs7, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:68  %tmp_107 = and i1 %tmp_105, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:69  %tmp1 = and i1 %tmp_102, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:70  %or_cond1 = and i1 %tmp1, %tmp_75

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:71  br i1 %or_cond1, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %ax_read, %ax_read

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24 = fmul float %ay_read, %ay_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="360" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %ax_read, %ax_read

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24 = fmul float %ay_read, %ay_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="362" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %ax_read, %ax_read

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24 = fmul float %ay_read, %ay_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="364" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %ax_read, %ax_read

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24 = fmul float %ay_read, %ay_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="366" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_25 = fadd float %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="367" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_25 = fadd float %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fmul float %az_read, %az_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="369" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_25 = fadd float %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fmul float %az_read, %az_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_25 = fadd float %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fmul float %az_read, %az_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="373" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_25 = fadd float %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fmul float %az_read, %az_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="375" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign = fadd float %tmp_25, %tmp_26

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="376" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign = fadd float %tmp_25, %tmp_26

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="377" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign = fadd float %tmp_25, %tmp_26

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="378" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign = fadd float %tmp_25, %tmp_26

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="379" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_assign = fadd float %tmp_25, %tmp_26

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="380" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %halfx = fmul float %x_assign, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
:6  %y = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="383" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %halfx = fmul float %x_assign, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="384" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %halfx = fmul float %x_assign, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="385" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %halfx = fmul float %x_assign, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="386" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="31">
<![CDATA[
:8  %tmp_108 = zext i31 %tmp_i to i32

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="387" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %y_1 = sub i32 1597463007, %tmp_108

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="388" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_1_i = bitcast i32 %y_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2_i = fmul float %halfx, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="390" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2_i = fmul float %halfx, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="391" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2_i = fmul float %halfx, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="392" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2_i = fmul float %halfx, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="393" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_i = fmul float %tmp_2_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="394" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_i = fmul float %tmp_2_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="395" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_i = fmul float %tmp_2_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="396" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_i = fmul float %tmp_2_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="397" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_i = fsub float 1.500000e+00, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="398" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_i = fsub float 1.500000e+00, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="399" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_i = fsub float 1.500000e+00, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="400" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_i = fsub float 1.500000e+00, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="401" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_4_i = fsub float 1.500000e+00, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="402" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %recipNorm = fmul float %tmp_1_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="recipNorm"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="403" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %recipNorm = fmul float %tmp_1_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="recipNorm"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="404" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %recipNorm = fmul float %tmp_1_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="recipNorm"/></StgValue>
</operation>

<operation id="405" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
:18  %q0_load_3 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_3"/></StgValue>
</operation>

<operation id="406" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:24  %q3_load_3 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="407" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %recipNorm = fmul float %tmp_1_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="recipNorm"/></StgValue>
</operation>

<operation id="408" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:20  %q1_load_3 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_3"/></StgValue>
</operation>

<operation id="409" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
:26  %q0_load_4 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_4"/></StgValue>
</operation>

<operation id="410" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
:45  %q3_load_4 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="411" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %ax_assign = fmul float %recipNorm, %ax_read

]]></Node>
<StgValue><ssdm name="ax_assign"/></StgValue>
</operation>

<operation id="412" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %ay_assign = fmul float %recipNorm, %ay_read

]]></Node>
<StgValue><ssdm name="ay_assign"/></StgValue>
</operation>

<operation id="413" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %az_assign = fmul float %recipNorm, %az_read

]]></Node>
<StgValue><ssdm name="az_assign"/></StgValue>
</operation>

<operation id="414" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %p_2q3 = fmul float %q3_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q3"/></StgValue>
</operation>

<operation id="415" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:28  %q1_load_4 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_4"/></StgValue>
</operation>

<operation id="416" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_4q1 = fmul float %q1_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q1"/></StgValue>
</operation>

<operation id="417" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:36  %q0_load_5 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_5"/></StgValue>
</operation>

<operation id="418" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:46  %q3_load_5 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_5"/></StgValue>
</operation>

<operation id="419" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %q3q3 = fmul float %q3_load_4, %q3_load_5

]]></Node>
<StgValue><ssdm name="q3q3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="420" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %ax_assign = fmul float %recipNorm, %ax_read

]]></Node>
<StgValue><ssdm name="ax_assign"/></StgValue>
</operation>

<operation id="421" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %ay_assign = fmul float %recipNorm, %ay_read

]]></Node>
<StgValue><ssdm name="ay_assign"/></StgValue>
</operation>

<operation id="422" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %az_assign = fmul float %recipNorm, %az_read

]]></Node>
<StgValue><ssdm name="az_assign"/></StgValue>
</operation>

<operation id="423" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %p_2q3 = fmul float %q3_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q3"/></StgValue>
</operation>

<operation id="424" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_4q1 = fmul float %q1_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q1"/></StgValue>
</operation>

<operation id="425" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:37  %q0_load_6 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_6"/></StgValue>
</operation>

<operation id="426" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %q0q0 = fmul float %q0_load_5, %q0_load_6

]]></Node>
<StgValue><ssdm name="q0q0"/></StgValue>
</operation>

<operation id="427" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %q3q3 = fmul float %q3_load_4, %q3_load_5

]]></Node>
<StgValue><ssdm name="q3q3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="428" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %ax_assign = fmul float %recipNorm, %ax_read

]]></Node>
<StgValue><ssdm name="ax_assign"/></StgValue>
</operation>

<operation id="429" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %ay_assign = fmul float %recipNorm, %ay_read

]]></Node>
<StgValue><ssdm name="ay_assign"/></StgValue>
</operation>

<operation id="430" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %az_assign = fmul float %recipNorm, %az_read

]]></Node>
<StgValue><ssdm name="az_assign"/></StgValue>
</operation>

<operation id="431" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %p_2q3 = fmul float %q3_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q3"/></StgValue>
</operation>

<operation id="432" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_4q1 = fmul float %q1_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q1"/></StgValue>
</operation>

<operation id="433" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %q0q0 = fmul float %q0_load_5, %q0_load_6

]]></Node>
<StgValue><ssdm name="q0q0"/></StgValue>
</operation>

<operation id="434" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %q3q3 = fmul float %q3_load_4, %q3_load_5

]]></Node>
<StgValue><ssdm name="q3q3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="435" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %ax_assign = fmul float %recipNorm, %ax_read

]]></Node>
<StgValue><ssdm name="ax_assign"/></StgValue>
</operation>

<operation id="436" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %ay_assign = fmul float %recipNorm, %ay_read

]]></Node>
<StgValue><ssdm name="ay_assign"/></StgValue>
</operation>

<operation id="437" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %az_assign = fmul float %recipNorm, %az_read

]]></Node>
<StgValue><ssdm name="az_assign"/></StgValue>
</operation>

<operation id="438" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %p_2q3 = fmul float %q3_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q3"/></StgValue>
</operation>

<operation id="439" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_4q1 = fmul float %q1_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q1"/></StgValue>
</operation>

<operation id="440" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %q0q0 = fmul float %q0_load_5, %q0_load_6

]]></Node>
<StgValue><ssdm name="q0q0"/></StgValue>
</operation>

<operation id="441" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %q3q3 = fmul float %q3_load_4, %q3_load_5

]]></Node>
<StgValue><ssdm name="q3q3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="442" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
:22  %q2_load_3 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_3"/></StgValue>
</operation>

<operation id="443" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %q0q0 = fmul float %q0_load_5, %q0_load_6

]]></Node>
<StgValue><ssdm name="q0q0"/></StgValue>
</operation>

<operation id="444" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_34 = fmul float %p_4q1, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="445" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_35 = fmul float %p_2q3, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="446" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_2q0 = fmul float %q0_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q0"/></StgValue>
</operation>

<operation id="447" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:30  %q2_load_4 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_4"/></StgValue>
</operation>

<operation id="448" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_34 = fmul float %p_4q1, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="449" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_35 = fmul float %p_2q3, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="450" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_37 = fmul float %q0q0, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="451" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_2q0 = fmul float %q0_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q0"/></StgValue>
</operation>

<operation id="452" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:32  %q1_load_5 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_5"/></StgValue>
</operation>

<operation id="453" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
:34  %q2_load_5 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_5"/></StgValue>
</operation>

<operation id="454" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_34 = fmul float %p_4q1, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="455" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_35 = fmul float %p_2q3, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="456" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_37 = fmul float %q0q0, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="457" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_2q0 = fmul float %q0_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q0"/></StgValue>
</operation>

<operation id="458" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
:39  %q1_load_6 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_6"/></StgValue>
</operation>

<operation id="459" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
:42  %q2_load_6 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_6"/></StgValue>
</operation>

<operation id="460" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_34 = fmul float %p_4q1, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="461" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_35 = fmul float %p_2q3, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="462" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_37 = fmul float %q0q0, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="463" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %p_2q0 = fmul float %q0_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q0"/></StgValue>
</operation>

<operation id="464" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_2q1 = fmul float %q1_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q1"/></StgValue>
</operation>

<operation id="465" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_2q2 = fmul float %q2_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q2"/></StgValue>
</operation>

<operation id="466" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %p_4q0 = fmul float %q0_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q0"/></StgValue>
</operation>

<operation id="467" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
:40  %q1_load_7 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_7"/></StgValue>
</operation>

<operation id="468" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %q1q1 = fmul float %q1_load_6, %q1_load_7

]]></Node>
<StgValue><ssdm name="q1q1"/></StgValue>
</operation>

<operation id="469" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
:43  %q2_load_7 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_7"/></StgValue>
</operation>

<operation id="470" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %q2q2 = fmul float %q2_load_6, %q2_load_7

]]></Node>
<StgValue><ssdm name="q2q2"/></StgValue>
</operation>

<operation id="471" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_36 = fsub float %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="472" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_37 = fmul float %q0q0, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="473" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_2q1 = fmul float %q1_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q1"/></StgValue>
</operation>

<operation id="474" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_2q2 = fmul float %q2_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q2"/></StgValue>
</operation>

<operation id="475" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %p_4q0 = fmul float %q0_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q0"/></StgValue>
</operation>

<operation id="476" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %q1q1 = fmul float %q1_load_6, %q1_load_7

]]></Node>
<StgValue><ssdm name="q1q1"/></StgValue>
</operation>

<operation id="477" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %q2q2 = fmul float %q2_load_6, %q2_load_7

]]></Node>
<StgValue><ssdm name="q2q2"/></StgValue>
</operation>

<operation id="478" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_36 = fsub float %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="479" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:59  %q1_load_8 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_8"/></StgValue>
</operation>

<operation id="480" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_38 = fmul float %tmp_37, %q1_load_8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="481" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:71  %q2_load_8 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_8"/></StgValue>
</operation>

<operation id="482" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_48 = fmul float %tmp_37, %q2_load_8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="483" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_49 = fmul float %p_2q0, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="484" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_2q1 = fmul float %q1_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q1"/></StgValue>
</operation>

<operation id="485" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_2q2 = fmul float %q2_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q2"/></StgValue>
</operation>

<operation id="486" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %p_4q0 = fmul float %q0_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q0"/></StgValue>
</operation>

<operation id="487" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %p_4q2 = fmul float %q2_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q2"/></StgValue>
</operation>

<operation id="488" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %q1q1 = fmul float %q1_load_6, %q1_load_7

]]></Node>
<StgValue><ssdm name="q1q1"/></StgValue>
</operation>

<operation id="489" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %q2q2 = fmul float %q2_load_6, %q2_load_7

]]></Node>
<StgValue><ssdm name="q2q2"/></StgValue>
</operation>

<operation id="490" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_36 = fsub float %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="491" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_38 = fmul float %tmp_37, %q1_load_8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="492" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_48 = fmul float %tmp_37, %q2_load_8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="493" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_49 = fmul float %p_2q0, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="494" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_2q1 = fmul float %q1_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q1"/></StgValue>
</operation>

<operation id="495" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_2q2 = fmul float %q2_load_3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="p_2q2"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %p_4q0 = fmul float %q0_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q0"/></StgValue>
</operation>

<operation id="497" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %p_4q2 = fmul float %q2_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q2"/></StgValue>
</operation>

<operation id="498" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %q1q1 = fmul float %q1_load_6, %q1_load_7

]]></Node>
<StgValue><ssdm name="q1q1"/></StgValue>
</operation>

<operation id="499" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %q2q2 = fmul float %q2_load_6, %q2_load_7

]]></Node>
<StgValue><ssdm name="q2q2"/></StgValue>
</operation>

<operation id="500" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_36 = fsub float %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="501" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_38 = fmul float %tmp_37, %q1_load_8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="502" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_48 = fmul float %tmp_37, %q2_load_8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="503" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_49 = fmul float %p_2q0, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="504" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %p_4q2 = fmul float %q2_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q2"/></StgValue>
</operation>

<operation id="505" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_28 = fmul float %p_4q0, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="506" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_29 = fmul float %p_2q2, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="507" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_33 = fmul float %p_2q1, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="508" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_36 = fsub float %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="509" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_38 = fmul float %tmp_37, %q1_load_8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="510" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_40 = fmul float %p_2q0, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="511" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_48 = fmul float %tmp_37, %q2_load_8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="512" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_49 = fmul float %p_2q0, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="513" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_53 = fmul float %p_2q3, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="514" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_61 = fmul float %q1q1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="515" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_63 = fmul float %p_2q1, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="516" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_68 = fmul float %p_2q2, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="517" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %p_4q2 = fmul float %q2_load_4, 4.000000e+00

]]></Node>
<StgValue><ssdm name="p_4q2"/></StgValue>
</operation>

<operation id="518" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_28 = fmul float %p_4q0, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="519" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_29 = fmul float %p_2q2, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="520" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_33 = fmul float %p_2q1, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="521" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_39 = fadd float %tmp_36, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="522" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_40 = fmul float %p_2q0, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="523" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_50 = fadd float %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="524" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_53 = fmul float %p_2q3, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="525" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_61 = fmul float %q1q1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="526" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_63 = fmul float %p_2q1, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="527" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_68 = fmul float %p_2q2, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="528" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_28 = fmul float %p_4q0, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="529" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_29 = fmul float %p_2q2, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="530" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_33 = fmul float %p_2q1, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="531" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_39 = fadd float %tmp_36, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="532" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_40 = fmul float %p_2q0, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="533" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_50 = fadd float %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="534" st_id="69" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_51 = fmul float %p_4q2, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="535" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_53 = fmul float %p_2q3, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="536" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_61 = fmul float %q1q1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="537" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_63 = fmul float %p_2q1, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="538" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_68 = fmul float %p_2q2, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="539" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_28 = fmul float %p_4q0, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="540" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_29 = fmul float %p_2q2, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="541" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_33 = fmul float %p_2q1, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="542" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_39 = fadd float %tmp_36, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="543" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_40 = fmul float %p_2q0, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="544" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_50 = fadd float %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="545" st_id="70" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_51 = fmul float %p_4q2, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="546" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_53 = fmul float %p_2q3, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="547" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_61 = fmul float %q1q1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="548" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_63 = fmul float %p_2q1, %ax_assign

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="549" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_68 = fmul float %p_2q2, %ay_assign

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="550" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_30 = fadd float %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="551" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_39 = fadd float %tmp_36, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="552" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_50 = fadd float %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="553" st_id="71" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_51 = fmul float %p_4q2, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="554" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
:87  %q3_load_6 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_6"/></StgValue>
</operation>

<operation id="555" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_62 = fmul float %tmp_61, %q3_load_6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="556" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_30 = fadd float %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="557" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_31 = fmul float %p_4q0, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="558" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_39 = fadd float %tmp_36, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="559" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_50 = fadd float %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="560" st_id="72" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_51 = fmul float %p_4q2, %q3q3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="561" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_62 = fmul float %tmp_61, %q3_load_6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="562" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_65 = fmul float %q2q2, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="563" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_30 = fadd float %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="564" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_31 = fmul float %p_4q0, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="565" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_41 = fsub float %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="566" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_52 = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="567" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_62 = fmul float %tmp_61, %q3_load_6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="568" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_65 = fmul float %q2q2, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="569" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_30 = fadd float %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="570" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_31 = fmul float %p_4q0, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="571" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_41 = fsub float %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="572" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_52 = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="573" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_62 = fmul float %tmp_61, %q3_load_6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="574" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_65 = fmul float %q2q2, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="575" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %p_8q1 = fmul float %q1_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q1"/></StgValue>
</operation>

<operation id="576" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %p_8q2 = fmul float %q2_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q2"/></StgValue>
</operation>

<operation id="577" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_30 = fadd float %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="578" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_31 = fmul float %p_4q0, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="579" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_41 = fsub float %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="580" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_52 = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="581" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_64 = fsub float %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_65 = fmul float %q2q2, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="583" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %p_8q1 = fmul float %q1_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q1"/></StgValue>
</operation>

<operation id="584" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %p_8q2 = fmul float %q2_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q2"/></StgValue>
</operation>

<operation id="585" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_32 = fadd float %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="586" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_41 = fsub float %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="587" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_52 = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="588" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_64 = fsub float %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="589" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:92  %q3_load_7 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_7"/></StgValue>
</operation>

<operation id="590" st_id="76" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_66 = fmul float %tmp_65, %q3_load_7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="591" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %p_8q1 = fmul float %q1_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q1"/></StgValue>
</operation>

<operation id="592" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %p_8q2 = fmul float %q2_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q2"/></StgValue>
</operation>

<operation id="593" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_32 = fadd float %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="594" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_41 = fsub float %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="595" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_52 = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="596" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_64 = fsub float %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="597" st_id="77" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_66 = fmul float %tmp_65, %q3_load_7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="598" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %p_8q1 = fmul float %q1_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q1"/></StgValue>
</operation>

<operation id="599" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %p_8q2 = fmul float %q2_load_5, 8.000000e+00

]]></Node>
<StgValue><ssdm name="p_8q2"/></StgValue>
</operation>

<operation id="600" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_32 = fadd float %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="601" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_42 = fsub float %tmp_41, %p_4q1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="602" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_54 = fsub float %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="603" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_64 = fsub float %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="604" st_id="78" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_66 = fmul float %tmp_65, %q3_load_7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="605" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_32 = fadd float %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="606" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_42 = fsub float %tmp_41, %p_4q1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="607" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_43 = fmul float %p_8q1, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="608" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_45 = fmul float %p_8q1, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="609" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_54 = fsub float %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="610" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_56 = fmul float %p_8q2, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="611" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_58 = fmul float %p_8q2, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="612" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_64 = fsub float %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="613" st_id="79" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_66 = fmul float %tmp_65, %q3_load_7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="614" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_32 = fadd float %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="615" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_42 = fsub float %tmp_41, %p_4q1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="616" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_43 = fmul float %p_8q1, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="617" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_45 = fmul float %p_8q1, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="618" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_54 = fsub float %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="619" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_56 = fmul float %p_8q2, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="620" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_58 = fmul float %p_8q2, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="621" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_67 = fadd float %tmp_64, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="622" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %s0 = fsub float %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_42 = fsub float %tmp_41, %p_4q1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_43 = fmul float %p_8q1, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_45 = fmul float %p_8q1, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="626" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_54 = fsub float %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="627" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_56 = fmul float %p_8q2, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="628" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_58 = fmul float %p_8q2, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="629" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_67 = fadd float %tmp_64, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="630" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %s0 = fsub float %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="631" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_42 = fsub float %tmp_41, %p_4q1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="632" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_43 = fmul float %p_8q1, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="633" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_45 = fmul float %p_8q1, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="634" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_54 = fsub float %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="635" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_56 = fmul float %p_8q2, %q1q1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="636" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_58 = fmul float %p_8q2, %q2q2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="637" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_67 = fadd float %tmp_64, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="638" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %s0 = fsub float %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="639" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_44 = fadd float %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="640" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_47 = fmul float %p_4q1, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="641" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_55 = fsub float %tmp_54, %p_4q2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="642" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_60 = fmul float %p_4q2, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="643" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_67 = fadd float %tmp_64, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="644" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %s0 = fsub float %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="645" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_44 = fadd float %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="646" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_47 = fmul float %p_4q1, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="647" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_55 = fsub float %tmp_54, %p_4q2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="648" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_60 = fmul float %p_4q2, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="649" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_67 = fadd float %tmp_64, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="650" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %s0 = fsub float %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="651" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_44 = fadd float %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="652" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_47 = fmul float %p_4q1, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="653" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_55 = fsub float %tmp_54, %p_4q2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="654" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_60 = fmul float %p_4q2, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="655" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %s3 = fsub float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="656" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_44 = fadd float %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="657" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_47 = fmul float %p_4q1, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="658" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_55 = fsub float %tmp_54, %p_4q2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="659" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_60 = fmul float %p_4q2, %az_assign

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="660" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %s3 = fsub float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="661" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_44 = fadd float %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="662" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %tmp_55 = fsub float %tmp_54, %p_4q2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="663" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %s3 = fsub float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="664" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_46 = fadd float %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="665" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %tmp_57 = fadd float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="666" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %s3 = fsub float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="667" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_46 = fadd float %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="668" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %tmp_57 = fadd float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="669" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %s3 = fsub float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="670" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_46 = fadd float %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="671" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %tmp_57 = fadd float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="672" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_46 = fadd float %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="673" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %tmp_57 = fadd float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="674" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_46 = fadd float %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="675" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %tmp_57 = fadd float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="676" st_id="93" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %s1 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="677" st_id="93" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_59 = fadd float %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="678" st_id="94" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %s1 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="679" st_id="94" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_59 = fadd float %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="680" st_id="95" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %s1 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="681" st_id="95" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_59 = fadd float %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="682" st_id="96" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %s1 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="683" st_id="96" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_59 = fadd float %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="684" st_id="97" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %s1 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="685" st_id="97" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_59 = fadd float %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="686" st_id="98" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %s2 = fadd float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="687" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_69 = fmul float %s0, %s0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="688" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_70 = fmul float %s1, %s1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="689" st_id="99" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %s2 = fadd float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="690" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_69 = fmul float %s0, %s0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="691" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_70 = fmul float %s1, %s1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="692" st_id="100" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %s2 = fadd float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="693" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_69 = fmul float %s0, %s0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="694" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_70 = fmul float %s1, %s1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="695" st_id="101" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %s2 = fadd float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="696" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_69 = fmul float %s0, %s0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="697" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_70 = fmul float %s1, %s1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="698" st_id="102" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %s2 = fadd float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="699" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="700" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="701" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_72 = fmul float %s2, %s2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="702" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="703" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_72 = fmul float %s2, %s2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="704" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="705" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_72 = fmul float %s2, %s2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="706" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="707" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_72 = fmul float %s2, %s2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="708" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="709" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="710" st_id="108" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_74 = fmul float %s3, %s3

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="711" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="712" st_id="109" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_74 = fmul float %s3, %s3

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="713" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="714" st_id="110" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_74 = fmul float %s3, %s3

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="715" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="716" st_id="111" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_74 = fmul float %s3, %s3

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="717" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %x_assign_1 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="718" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %x_assign_1 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="719" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %x_assign_1 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="720" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %x_assign_1 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="721" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %x_assign_1 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="722" st_id="117" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %halfx_1 = fmul float %x_assign_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_1"/></StgValue>
</operation>

<operation id="723" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
:105  %y_2 = bitcast float %x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="724" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:106  %tmp_i3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="725" st_id="118" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %halfx_1 = fmul float %x_assign_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="726" st_id="119" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %halfx_1 = fmul float %x_assign_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="727" st_id="120" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %halfx_1 = fmul float %x_assign_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="728" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="31">
<![CDATA[
:107  %tmp_109 = zext i31 %tmp_i3 to i32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="729" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %y_3 = sub i32 1597463007, %tmp_109

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="730" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
:109  %tmp_1_i5 = bitcast i32 %y_3 to float

]]></Node>
<StgValue><ssdm name="tmp_1_i5"/></StgValue>
</operation>

<operation id="731" st_id="121" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="732" st_id="122" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="733" st_id="123" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="734" st_id="124" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_2_i6 = fmul float %halfx_1, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="735" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="736" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="737" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="738" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="739" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7

]]></Node>
<StgValue><ssdm name="tmp_4_i8"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="740" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7

]]></Node>
<StgValue><ssdm name="tmp_4_i8"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="741" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7

]]></Node>
<StgValue><ssdm name="tmp_4_i8"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="742" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7

]]></Node>
<StgValue><ssdm name="tmp_4_i8"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="743" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7

]]></Node>
<StgValue><ssdm name="tmp_4_i8"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="744" st_id="134" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8

]]></Node>
<StgValue><ssdm name="recipNorm_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="745" st_id="135" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8

]]></Node>
<StgValue><ssdm name="recipNorm_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="746" st_id="136" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8

]]></Node>
<StgValue><ssdm name="recipNorm_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="747" st_id="137" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %recipNorm_1 = fmul float %tmp_1_i5, %tmp_4_i8

]]></Node>
<StgValue><ssdm name="recipNorm_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="748" st_id="138" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %s0_1 = fmul float %s0, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s0_1"/></StgValue>
</operation>

<operation id="749" st_id="138" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %s1_1 = fmul float %s1, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>

<operation id="750" st_id="138" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %s2_1 = fmul float %s2, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="751" st_id="138" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %s3_1 = fmul float %s3, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="752" st_id="139" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %s0_1 = fmul float %s0, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s0_1"/></StgValue>
</operation>

<operation id="753" st_id="139" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %s1_1 = fmul float %s1, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>

<operation id="754" st_id="139" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %s2_1 = fmul float %s2, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="755" st_id="139" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %s3_1 = fmul float %s3, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>

<operation id="756" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
:118  %beta_load = load volatile float* @beta, align 4

]]></Node>
<StgValue><ssdm name="beta_load"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="757" st_id="140" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %s0_1 = fmul float %s0, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s0_1"/></StgValue>
</operation>

<operation id="758" st_id="140" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %s1_1 = fmul float %s1, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>

<operation id="759" st_id="140" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %s2_1 = fmul float %s2, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="760" st_id="140" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %s3_1 = fmul float %s3, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>

<operation id="761" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
:121  %beta_load_1 = load volatile float* @beta, align 4

]]></Node>
<StgValue><ssdm name="beta_load_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="762" st_id="141" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %s0_1 = fmul float %s0, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s0_1"/></StgValue>
</operation>

<operation id="763" st_id="141" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %s1_1 = fmul float %s1, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>

<operation id="764" st_id="141" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %s2_1 = fmul float %s2, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="765" st_id="141" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %s3_1 = fmul float %s3, %recipNorm_1

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>

<operation id="766" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:124  %beta_load_2 = load volatile float* @beta, align 4

]]></Node>
<StgValue><ssdm name="beta_load_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="767" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %tmp_76 = fmul float %beta_load, %s0_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="768" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_77 = fmul float %beta_load_1, %s1_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="769" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %tmp_78 = fmul float %beta_load_2, %s2_1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="770" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:127  %beta_load_3 = load volatile float* @beta, align 4

]]></Node>
<StgValue><ssdm name="beta_load_3"/></StgValue>
</operation>

<operation id="771" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %tmp_79 = fmul float %beta_load_3, %s3_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="772" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %tmp_76 = fmul float %beta_load, %s0_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="773" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_77 = fmul float %beta_load_1, %s1_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="774" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %tmp_78 = fmul float %beta_load_2, %s2_1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="775" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %tmp_79 = fmul float %beta_load_3, %s3_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="776" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %tmp_76 = fmul float %beta_load, %s0_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="777" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_77 = fmul float %beta_load_1, %s1_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="778" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %tmp_78 = fmul float %beta_load_2, %s2_1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="779" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %tmp_79 = fmul float %beta_load_3, %s3_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="780" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %tmp_76 = fmul float %beta_load, %s0_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="781" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_77 = fmul float %beta_load_1, %s1_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="782" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %tmp_78 = fmul float %beta_load_2, %s2_1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="783" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %tmp_79 = fmul float %beta_load_3, %s3_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="784" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %qDot1_1 = fsub float %qDot1, %tmp_76

]]></Node>
<StgValue><ssdm name="qDot1_1"/></StgValue>
</operation>

<operation id="785" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %qDot2_1 = fsub float %qDot2, %tmp_77

]]></Node>
<StgValue><ssdm name="qDot2_1"/></StgValue>
</operation>

<operation id="786" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %qDot3_1 = fsub float %qDot3, %tmp_78

]]></Node>
<StgValue><ssdm name="qDot3_1"/></StgValue>
</operation>

<operation id="787" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %qDot4_1 = fsub float %qDot4, %tmp_79

]]></Node>
<StgValue><ssdm name="qDot4_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="788" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %qDot1_1 = fsub float %qDot1, %tmp_76

]]></Node>
<StgValue><ssdm name="qDot1_1"/></StgValue>
</operation>

<operation id="789" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %qDot2_1 = fsub float %qDot2, %tmp_77

]]></Node>
<StgValue><ssdm name="qDot2_1"/></StgValue>
</operation>

<operation id="790" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %qDot3_1 = fsub float %qDot3, %tmp_78

]]></Node>
<StgValue><ssdm name="qDot3_1"/></StgValue>
</operation>

<operation id="791" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %qDot4_1 = fsub float %qDot4, %tmp_79

]]></Node>
<StgValue><ssdm name="qDot4_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="792" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %qDot1_1 = fsub float %qDot1, %tmp_76

]]></Node>
<StgValue><ssdm name="qDot1_1"/></StgValue>
</operation>

<operation id="793" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %qDot2_1 = fsub float %qDot2, %tmp_77

]]></Node>
<StgValue><ssdm name="qDot2_1"/></StgValue>
</operation>

<operation id="794" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %qDot3_1 = fsub float %qDot3, %tmp_78

]]></Node>
<StgValue><ssdm name="qDot3_1"/></StgValue>
</operation>

<operation id="795" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %qDot4_1 = fsub float %qDot4, %tmp_79

]]></Node>
<StgValue><ssdm name="qDot4_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="796" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %qDot1_1 = fsub float %qDot1, %tmp_76

]]></Node>
<StgValue><ssdm name="qDot1_1"/></StgValue>
</operation>

<operation id="797" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %qDot2_1 = fsub float %qDot2, %tmp_77

]]></Node>
<StgValue><ssdm name="qDot2_1"/></StgValue>
</operation>

<operation id="798" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %qDot3_1 = fsub float %qDot3, %tmp_78

]]></Node>
<StgValue><ssdm name="qDot3_1"/></StgValue>
</operation>

<operation id="799" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %qDot4_1 = fsub float %qDot4, %tmp_79

]]></Node>
<StgValue><ssdm name="qDot4_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="800" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %qDot1_1 = fsub float %qDot1, %tmp_76

]]></Node>
<StgValue><ssdm name="qDot1_1"/></StgValue>
</operation>

<operation id="801" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %qDot2_1 = fsub float %qDot2, %tmp_77

]]></Node>
<StgValue><ssdm name="qDot2_1"/></StgValue>
</operation>

<operation id="802" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %qDot3_1 = fsub float %qDot3, %tmp_78

]]></Node>
<StgValue><ssdm name="qDot3_1"/></StgValue>
</operation>

<operation id="803" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %qDot4_1 = fsub float %qDot4, %tmp_79

]]></Node>
<StgValue><ssdm name="qDot4_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="804" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:130  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %qDot = phi float [ %qDot1_1, %1 ], [ %qDot1, %0 ]

]]></Node>
<StgValue><ssdm name="qDot"/></StgValue>
</operation>

<operation id="806" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %qDot5 = phi float [ %qDot2_1, %1 ], [ %qDot2, %0 ]

]]></Node>
<StgValue><ssdm name="qDot5"/></StgValue>
</operation>

<operation id="807" st_id="151" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_80 = fmul float %qDot, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="808" st_id="151" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %tmp_82 = fmul float %qDot5, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="809" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:2  %qDot6 = phi float [ %qDot3_1, %1 ], [ %qDot3, %0 ]

]]></Node>
<StgValue><ssdm name="qDot6"/></StgValue>
</operation>

<operation id="810" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:3  %qDot7 = phi float [ %qDot4_1, %1 ], [ %qDot4, %0 ]

]]></Node>
<StgValue><ssdm name="qDot7"/></StgValue>
</operation>

<operation id="811" st_id="152" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_80 = fmul float %qDot, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="812" st_id="152" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %tmp_82 = fmul float %qDot5, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="813" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_84 = fmul float %qDot6, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="814" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %tmp_86 = fmul float %qDot7, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="815" st_id="153" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_80 = fmul float %qDot, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="816" st_id="153" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %tmp_82 = fmul float %qDot5, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="817" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_84 = fmul float %qDot6, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="818" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %tmp_86 = fmul float %qDot7, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="819" st_id="154" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_80 = fmul float %qDot, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="820" st_id="154" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %tmp_82 = fmul float %qDot5, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="821" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_84 = fmul float %qDot6, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="822" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %tmp_86 = fmul float %qDot7, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="823" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:5  %q0_load_7 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_7"/></StgValue>
</operation>

<operation id="824" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_81 = fadd float %q0_load_7, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="825" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:9  %q1_load_9 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_9"/></StgValue>
</operation>

<operation id="826" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_83 = fadd float %q1_load_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="827" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_84 = fmul float %qDot6, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="828" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %tmp_86 = fmul float %qDot7, 1.953125e-03

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="829" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_81 = fadd float %q0_load_7, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="830" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_83 = fadd float %q1_load_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="831" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:13  %q2_load_9 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_9"/></StgValue>
</operation>

<operation id="832" st_id="156" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_85 = fadd float %q2_load_9, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="833" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:17  %q3_load_8 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_8"/></StgValue>
</operation>

<operation id="834" st_id="156" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %tmp_87 = fadd float %q3_load_8, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="835" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_81 = fadd float %q0_load_7, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="836" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_83 = fadd float %q1_load_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="837" st_id="157" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_85 = fadd float %q2_load_9, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="838" st_id="157" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %tmp_87 = fadd float %q3_load_8, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="839" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_81 = fadd float %q0_load_7, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="840" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_83 = fadd float %q1_load_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="841" st_id="158" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_85 = fadd float %q2_load_9, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="842" st_id="158" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %tmp_87 = fadd float %q3_load_8, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="843" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_81 = fadd float %q0_load_7, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="844" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_83 = fadd float %q1_load_9, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="845" st_id="159" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_85 = fadd float %q2_load_9, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="846" st_id="159" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %tmp_87 = fadd float %q3_load_8, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="847" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  store volatile float %tmp_81, float* @q0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  store volatile float %tmp_83, float* @q1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="160" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_85 = fadd float %q2_load_9, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="850" st_id="160" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %tmp_87 = fadd float %q3_load_8, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="851" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  store volatile float %tmp_85, float* @q2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  store volatile float %tmp_87, float* @q3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:20  %q0_load_8 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_8"/></StgValue>
</operation>

<operation id="854" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:23  %q1_load_10 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_10"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="855" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:21  %q0_load_9 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_9"/></StgValue>
</operation>

<operation id="856" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %tmp_88 = fmul float %q0_load_8, %q0_load_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="857" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:24  %q1_load_11 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_11"/></StgValue>
</operation>

<operation id="858" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %tmp_89 = fmul float %q1_load_10, %q1_load_11

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="859" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %tmp_88 = fmul float %q0_load_8, %q0_load_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="860" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %tmp_89 = fmul float %q1_load_10, %q1_load_11

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="861" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %tmp_88 = fmul float %q0_load_8, %q0_load_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="862" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %tmp_89 = fmul float %q1_load_10, %q1_load_11

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="863" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %tmp_88 = fmul float %q0_load_8, %q0_load_9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="864" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %tmp_89 = fmul float %q1_load_10, %q1_load_11

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="865" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26  %tmp_90 = fadd float %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="866" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:27  %q2_load_10 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_10"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="867" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26  %tmp_90 = fadd float %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="868" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:28  %q2_load_11 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_11"/></StgValue>
</operation>

<operation id="869" st_id="167" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:29  %tmp_91 = fmul float %q2_load_10, %q2_load_11

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="870" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26  %tmp_90 = fadd float %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="871" st_id="168" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:29  %tmp_91 = fmul float %q2_load_10, %q2_load_11

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="872" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26  %tmp_90 = fadd float %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="873" st_id="169" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:29  %tmp_91 = fmul float %q2_load_10, %q2_load_11

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="874" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26  %tmp_90 = fadd float %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="875" st_id="170" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:29  %tmp_91 = fmul float %q2_load_10, %q2_load_11

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="876" st_id="171" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30  %tmp_92 = fadd float %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="877" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:31  %q3_load_9 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_9"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="878" st_id="172" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30  %tmp_92 = fadd float %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="879" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:32  %q3_load_10 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_10"/></StgValue>
</operation>

<operation id="880" st_id="172" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:33  %tmp_93 = fmul float %q3_load_9, %q3_load_10

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="881" st_id="173" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30  %tmp_92 = fadd float %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="882" st_id="173" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:33  %tmp_93 = fmul float %q3_load_9, %q3_load_10

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="883" st_id="174" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30  %tmp_92 = fadd float %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="884" st_id="174" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:33  %tmp_93 = fmul float %q3_load_9, %q3_load_10

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="885" st_id="175" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30  %tmp_92 = fadd float %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="886" st_id="175" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:33  %tmp_93 = fmul float %q3_load_9, %q3_load_10

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="887" st_id="176" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:34  %x_assign_2 = fadd float %tmp_92, %tmp_93

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="888" st_id="177" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:34  %x_assign_2 = fadd float %tmp_92, %tmp_93

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="889" st_id="178" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:34  %x_assign_2 = fadd float %tmp_92, %tmp_93

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="890" st_id="179" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:34  %x_assign_2 = fadd float %tmp_92, %tmp_93

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="891" st_id="180" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:34  %x_assign_2 = fadd float %tmp_92, %tmp_93

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="892" st_id="181" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:35  %halfx_2 = fmul float %x_assign_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_2"/></StgValue>
</operation>

<operation id="893" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:36  %y_4 = bitcast float %x_assign_2 to i32

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="894" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:37  %tmp_i1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_4, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="895" st_id="182" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:35  %halfx_2 = fmul float %x_assign_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="896" st_id="183" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:35  %halfx_2 = fmul float %x_assign_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_2"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="897" st_id="184" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:35  %halfx_2 = fmul float %x_assign_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="halfx_2"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="898" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:38  %tmp_110 = zext i31 %tmp_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="899" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:39  %y_5 = sub i32 1597463007, %tmp_110

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="900" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:40  %tmp_1_i1 = bitcast i32 %y_5 to float

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="901" st_id="185" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:41  %tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="902" st_id="186" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:41  %tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="903" st_id="187" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:41  %tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="904" st_id="188" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:41  %tmp_2_i1 = fmul float %halfx_2, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="905" st_id="189" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:42  %tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="906" st_id="190" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:42  %tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="907" st_id="191" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:42  %tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="908" st_id="192" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:42  %tmp_3_i1 = fmul float %tmp_2_i1, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="909" st_id="193" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:43  %tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="910" st_id="194" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:43  %tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="911" st_id="195" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:43  %tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="912" st_id="196" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:43  %tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="913" st_id="197" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:43  %tmp_4_i1 = fsub float 1.500000e+00, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="914" st_id="198" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:44  %recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="recipNorm_2"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="915" st_id="199" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:44  %recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="recipNorm_2"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="916" st_id="200" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:44  %recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="recipNorm_2"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="917" st_id="201" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:44  %recipNorm_2 = fmul float %tmp_1_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="recipNorm_2"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="918" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:45  %q0_load_10 = load volatile float* @q0, align 4

]]></Node>
<StgValue><ssdm name="q0_load_10"/></StgValue>
</operation>

<operation id="919" st_id="202" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:46  %tmp_95 = fmul float %q0_load_10, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="920" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:48  %q1_load_12 = load volatile float* @q1, align 4

]]></Node>
<StgValue><ssdm name="q1_load_12"/></StgValue>
</operation>

<operation id="921" st_id="202" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:49  %tmp_96 = fmul float %q1_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="922" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:51  %q2_load_12 = load volatile float* @q2, align 4

]]></Node>
<StgValue><ssdm name="q2_load_12"/></StgValue>
</operation>

<operation id="923" st_id="202" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52  %tmp_97 = fmul float %q2_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="924" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:54  %q3_load_11 = load volatile float* @q3, align 4

]]></Node>
<StgValue><ssdm name="q3_load_11"/></StgValue>
</operation>

<operation id="925" st_id="202" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:55  %tmp_98 = fmul float %q3_load_11, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="926" st_id="203" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:46  %tmp_95 = fmul float %q0_load_10, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="927" st_id="203" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:49  %tmp_96 = fmul float %q1_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="928" st_id="203" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52  %tmp_97 = fmul float %q2_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="929" st_id="203" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:55  %tmp_98 = fmul float %q3_load_11, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="930" st_id="204" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:46  %tmp_95 = fmul float %q0_load_10, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="931" st_id="204" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:49  %tmp_96 = fmul float %q1_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="932" st_id="204" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52  %tmp_97 = fmul float %q2_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="933" st_id="204" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:55  %tmp_98 = fmul float %q3_load_11, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="934" st_id="205" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:46  %tmp_95 = fmul float %q0_load_10, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="935" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:47  store volatile float %tmp_95, float* @q0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="205" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:49  %tmp_96 = fmul float %q1_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="937" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:50  store volatile float %tmp_96, float* @q1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="205" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52  %tmp_97 = fmul float %q2_load_12, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="939" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:53  store volatile float %tmp_97, float* @q2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="205" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:55  %tmp_98 = fmul float %q3_load_11, %recipNorm_2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="941" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:56  store volatile float %tmp_98, float* @q3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0">
<![CDATA[
._crit_edge:57  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
