AuthorID,Author,Date,Content,Attachments,Reactions
"384390069412429834","polyfractal","2025-12-01T03:21:13.5320000+00:00","I've been working through the synth strategies and haven't seen any real correlation unfortunately. üôÅ  `AREA 3` seems to be working best/fastest for my design so far","",""
"691780627338625077","rebelmike","2025-12-01T03:24:07.3240000+00:00","Yeah I was hoping it would fix it as I only needed a couple of ns, but it didn‚Äôt seem to","",""
"803213471402688522","_luke_w_","2025-12-01T03:24:47.2810000+00:00","If you add this to your Makefile:

```
librelane-explore: ## Run synthesis exploration
    librelane librelane/config.yaml --pdk ${PDK} --pdk-root ${PDK_ROOT} --manual-pdk --last-run --flow SynthesisExploration
.PHONY: librelane-explore
```

And then run `make librelane-explore` it will try all 9 strategies and tell you which is best (though it's just synthesis timing)","","üòÆ (2),üôè (2)"
"384390069412429834","polyfractal","2025-12-01T03:24:50.8820000+00:00","likewise üò≠  got it down to about 3ns but just can't seem to improve from there. might need to just drop the clock at this point","",""
"384390069412429834","polyfractal","2025-12-01T03:32:15.1800000+00:00","been pretty surprised by timing in general. For a while I assumed reducing density would help the optimizer spread out, insert buffers more easily, etc. but cranking up the density (in addition to more margins) helped a lot","",""
"803213471402688522","_luke_w_","2025-12-01T03:33:38.8870000+00:00","What's your density set to at the moment?","",""
"384390069412429834","polyfractal","2025-12-01T03:37:31.4870000+00:00","between 45 and 55 is yielding best results so far (still -3ns in some corners though)","","üëç (1)"
"803213471402688522","_luke_w_","2025-12-01T04:27:48.1750000+00:00","There's a step disabled by default which I found helped a little:

```
RUN_POST_GRT_RESIZER_TIMING: True
```","",""
"803213471402688522","_luke_w_","2025-12-01T04:29:19.9820000+00:00","from: https://github.com/librelane/librelane/blob/774d6e6f221ccf21bd499e9b8ccba4afeffff4fd/librelane/flows/classic.py#L156-L161","",""
"384390069412429834","polyfractal","2025-12-01T04:31:17.8620000+00:00","ooh, will try that on my next run!","",""
"384390069412429834","polyfractal","2025-12-01T04:34:05.4400000+00:00","if/when I do another shuttle, I think I'll just write a quick optimizer to churn through config options for like a week. beats doing it by hand üòÖ","",""
"803213471402688522","_luke_w_","2025-12-01T04:36:12.4930000+00:00","yeah, I mean it should be possible to do this stuff methodically, but this flow does things in weird places","",""
"803213471402688522","_luke_w_","2025-12-01T04:36:23.1250000+00:00","like it doesn't do any gate sizing until after detailed placement","",""
"803213471402688522","_luke_w_","2025-12-01T04:36:50.6420000+00:00","but I am also just trying random shit to make my design meet timing at this point","","this (1)"
"803213471402688522","_luke_w_","2025-12-01T04:37:10.8290000+00:00","I have had one run that I think I could make pass with some manual netlist changes but I don't really want to do that","",""
"384390069412429834","polyfractal","2025-12-01T04:38:30.5280000+00:00","i'm very nearly read to call it with my best -3ns case, and just slap a big heatsink on it üòÑ looked fine in the normal corners, just the hot ones were bad","",""
"384390069412429834","polyfractal","2025-12-01T04:39:19.4570000+00:00","how would you go about doing this btw? not sure I'd know what to tweak even if I wanted to","",""
"803213471402688522","_luke_w_","2025-12-01T04:40:42.2520000+00:00","You can run `librelane` with a `--last-run --from (some pass)` argument to make it restart a run from part way. Since I'm pressed for time I'd probably just edit the netlist with a text editor and re-run from there","",""
"803213471402688522","_luke_w_","2025-12-01T04:41:04.7320000+00:00","I just need some gate upsizing on some gates that are consistently on the critical path on my processor","",""
"803213471402688522","_luke_w_","2025-12-01T04:41:22.4140000+00:00","I think there is a ""more proper"" way of doing this in LibreLane, by adding an ECO pass","",""
"803213471402688522","_luke_w_","2025-12-01T04:43:57.7330000+00:00","At work our synth and pnr flows are just TCL and my understanding is they'll do pretty much the same thing: write a list of ECO scripts applied at a given point in the flow to apply a manual (but repeatable) fix. That's normally for slightly more esoteric stuff though, not just making the gates the right size on the critical path üòÖ","","üòÅ (1)"
"384390069412429834","polyfractal","2025-12-01T04:44:37.4960000+00:00","interesting, thanks! is there a way for librelane to tell you the critical path? Or is that just based on your knowledge of how the processor works?","",""
"803213471402688522","_luke_w_","2025-12-01T04:44:59.1040000+00:00","Yeah, just from reading the `max.rpt` from the final STA","",""
"384390069412429834","polyfractal","2025-12-01T04:45:07.2480000+00:00","oh gotcha, roger","",""
"803213471402688522","_luke_w_","2025-12-01T04:45:34.5700000+00:00","the reports are a bit inscrutable partly because this flow doesn't correctly attribute flops to their original names in the source code","",""
"803213471402688522","_luke_w_","2025-12-01T04:45:43.9440000+00:00","but you can usually make educated guesses","",""
"384390069412429834","polyfractal","2025-12-01T04:46:34.2650000+00:00","yeah it feels like reading tea leaves üôÅ  I'm using a transpiled HDL which makes everything even more inscrutable too","",""
