

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Wed Apr  7 17:47:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution2_array_partition
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  419|  419|  419|  419|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2  |  192|  192|         4|          -|          -|    48|    no    |
        |- Loop 3  |  192|  192|         3|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_state_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_7_read)"   --->   Operation 11 'read' 'ctx_state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_state_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_6_read)"   --->   Operation 12 'read' 'ctx_state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_state_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_5_read)"   --->   Operation 13 'read' 'ctx_state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_4_read)"   --->   Operation 14 'read' 'ctx_state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_state_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_3_read)"   --->   Operation 15 'read' 'ctx_state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_state_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_2_read)"   --->   Operation 16 'read' 'ctx_state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_state_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_1_read)"   --->   Operation 17 'read' 'ctx_state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_state_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_0_read)"   --->   Operation 18 'read' 'ctx_state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%m = alloca [64 x i32], align 16" [SHA_new/SHA_new/sha256_impl.c:32]   --->   Operation 19 'alloca' 'm' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %add_ln34, %2 ]" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln34 = icmp eq i5 %i_0, -16" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 22 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.78ns)   --->   "%add_ln34 = add i5 %i_0, 1" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 24 'add' 'add_ln34' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %2" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %i_0 to i64" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 26 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr [16 x i8]* %data_0, i64 0, i64 %zext_ln36" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 27 'getelementptr' 'data_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%data_0_load = load i8* %data_0_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 28 'load' 'data_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr [16 x i8]* %data_1, i64 0, i64 %zext_ln36" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 29 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%data_1_load = load i8* %data_1_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 30 'load' 'data_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr [16 x i8]* %data_2, i64 0, i64 %zext_ln36" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 31 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%data_2_load = load i8* %data_2_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 32 'load' 'data_2_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr [16 x i8]* %data_3, i64 0, i64 %zext_ln36" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 33 'getelementptr' 'data_3_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%data_3_load = load i8* %data_3_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 34 'load' 'data_3_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 35 'br' <Predicate = (icmp_ln34)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%data_0_load = load i8* %data_0_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 36 'load' 'data_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%data_1_load = load i8* %data_1_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 37 'load' 'data_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%data_2_load = load i8* %data_2_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 38 'load' 'data_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%data_3_load = load i8* %data_3_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 39 'load' 'data_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln36_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load, i8 %data_1_load, i8 %data_2_load, i8 %data_3_load)" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 40 'bitconcatenate' 'or_ln36_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%m_addr = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln36" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 41 'getelementptr' 'm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i32 %or_ln36_5, i32* %m_addr, align 4" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.12>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i, %3 ], [ 16, %.preheader.preheader ]"   --->   Operation 44 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.48ns)   --->   "%icmp_ln38 = icmp eq i7 %i_1, -64" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 45 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 46 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader8.preheader, label %3" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 -2, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 48 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %add_ln40 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 49 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 50 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (3.25ns)   --->   "%m_load = load i32* %m_addr_1, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 51 'load' 'm_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln40_1 = add i7 -7, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 52 'add' 'add_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %add_ln40_1 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 53 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 54 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%m_load_1 = load i32* %m_addr_2, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 55 'load' 'm_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader8" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 56 'br' <Predicate = (icmp_ln38)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.12>
ST_5 : Operation 57 [1/2] (3.25ns)   --->   "%m_load = load i32* %m_addr_1, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 57 'load' 'm_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%m_load_1 = load i32* %m_addr_2, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 58 'load' 'm_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln40_2 = add i7 -15, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 59 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i7 %add_ln40_2 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 60 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_2" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 61 'getelementptr' 'm_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%m_load_2 = load i32* %m_addr_3, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 62 'load' 'm_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln40_3 = add i7 -16, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 63 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i7 %add_ln40_3 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 64 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 65 'getelementptr' 'm_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%m_load_3 = load i32* %m_addr_4, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 66 'load' 'm_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 5.80>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_load, i32 17, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40 = trunc i32 %m_load to i17" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 68 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln40, i15 %lshr_ln)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_load, i32 19, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 70 'partselect' 'lshr_ln40_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40_1 = trunc i32 %m_load to i19" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 71 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln40_1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln40_1, i13 %lshr_ln40_1)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 72 'bitconcatenate' 'or_ln40_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_2 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_load, i32 10, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 73 'partselect' 'lshr_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%zext_ln40_5 = zext i22 %lshr_ln40_2 to i32" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 74 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40 = xor i32 %zext_ln40_5, %or_ln40_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 75 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40_1 = xor i32 %xor_ln40, %or_ln" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 76 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%m_load_2 = load i32* %m_addr_3, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 77 'load' 'm_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_3 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_load_2, i32 7, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 78 'partselect' 'lshr_ln40_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40_2 = trunc i32 %m_load_2 to i7" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 79 'trunc' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln40_2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln40_2, i25 %lshr_ln40_3)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 80 'bitconcatenate' 'or_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_load_2, i32 18, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 81 'partselect' 'lshr_ln40_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40_3 = trunc i32 %m_load_2 to i18" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 82 'trunc' 'trunc_ln40_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln40_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln40_3, i14 %lshr_ln40_4)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 83 'bitconcatenate' 'or_ln40_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_load_2, i32 3, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 84 'partselect' 'lshr_ln40_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%zext_ln40_6 = zext i29 %lshr_ln40_5 to i32" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 85 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40_2 = xor i32 %zext_ln40_6, %or_ln40_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 86 'xor' 'xor_ln40_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40_3 = xor i32 %xor_ln40_2, %or_ln40_2" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 87 'xor' 'xor_ln40_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%m_load_3 = load i32* %m_addr_4, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 88 'load' 'm_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 89 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln40_5 = add i32 %xor_ln40_1, %xor_ln40_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 89 'add' 'add_ln40_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 7.62>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_4 = add i32 %m_load_1, %m_load_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 90 'add' 'add_ln40_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_6 = add i32 %add_ln40_5, %add_ln40_4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 91 'add' 'add_ln40_6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i7 %i_1 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 92 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 93 'getelementptr' 'm_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (3.25ns)   --->   "store i32 %add_ln40_6, i32* %m_addr_5, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 95 [1/1] (1.87ns)   --->   "%i = add i7 1, %i_1" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 95 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.36>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%h_0 = phi i32 [ %h, %4 ], [ %ctx_state_7_read_1, %.preheader8.preheader ]"   --->   Operation 97 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%h = phi i32 [ %g, %4 ], [ %ctx_state_6_read_1, %.preheader8.preheader ]"   --->   Operation 98 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%g = phi i32 [ %f, %4 ], [ %ctx_state_5_read_1, %.preheader8.preheader ]"   --->   Operation 99 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%f = phi i32 [ %e, %4 ], [ %ctx_state_4_read_1, %.preheader8.preheader ]"   --->   Operation 100 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%d_0 = phi i32 [ %d, %4 ], [ %ctx_state_3_read_1, %.preheader8.preheader ]"   --->   Operation 101 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%d = phi i32 [ %c, %4 ], [ %ctx_state_2_read_1, %.preheader8.preheader ]"   --->   Operation 102 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%c = phi i32 [ %b, %4 ], [ %ctx_state_1_read_1, %.preheader8.preheader ]"   --->   Operation 103 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%b = phi i32 [ %a, %4 ], [ %ctx_state_0_read_1, %.preheader8.preheader ]"   --->   Operation 104 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_3, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 105 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp eq i7 %i_2, -64" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 106 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_2, 1" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 108 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %5, label %4" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%lshr_ln1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f, i32 6, i32 31)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 110 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%trunc_ln53 = trunc i32 %f to i6" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 111 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln53, i26 %lshr_ln1)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 112 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%lshr_ln53_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f, i32 11, i32 31)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 113 'partselect' 'lshr_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%trunc_ln53_1 = trunc i32 %f to i11" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 114 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%or_ln53_1 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln53_1, i21 %lshr_ln53_1)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 115 'bitconcatenate' 'or_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%lshr_ln53_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f, i32 25, i32 31)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 116 'partselect' 'lshr_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%trunc_ln53_2 = trunc i32 %f to i25" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 117 'trunc' 'trunc_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%or_ln53_2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln53_2, i7 %lshr_ln53_2)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 118 'bitconcatenate' 'or_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%xor_ln53 = xor i32 %or_ln1, %or_ln53_1" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 119 'xor' 'xor_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln53_1 = xor i32 %xor_ln53, %or_ln53_2" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 120 'xor' 'xor_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_3)   --->   "%and_ln53 = and i32 %f, %g" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 121 'and' 'and_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_3)   --->   "%xor_ln53_2 = xor i32 %f, -1" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 122 'xor' 'xor_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_3)   --->   "%and_ln53_1 = and i32 %h, %xor_ln53_2" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 123 'and' 'and_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln53_3 = xor i32 %and_ln53, %and_ln53_1" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 124 'xor' 'xor_ln53_3' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %i_2 to i64" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 125 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%k_addr = getelementptr inbounds [64 x i32]* @k, i64 0, i64 %zext_ln53" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 126 'getelementptr' 'k_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 127 [2/2] (3.25ns)   --->   "%k_load = load i32* %k_addr, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 127 'load' 'k_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln53" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 128 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (3.25ns)   --->   "%m_load_4 = load i32* %m_addr_6, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 129 'load' 'm_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1 = add i32 %xor_ln53_1, %xor_ln53_3" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 130 'add' 'add_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln53_2 = add i32 %add_ln53_1, %h_0" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 131 'add' 'add_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_3)   --->   "%xor_ln54_2 = xor i32 %c, %d" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 132 'xor' 'xor_ln54_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_3)   --->   "%and_ln54 = and i32 %b, %xor_ln54_2" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 133 'and' 'and_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_3)   --->   "%and_ln54_1 = and i32 %c, %d" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 134 'and' 'and_ln54_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_3 = xor i32 %and_ln54, %and_ln54_1" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 135 'xor' 'xor_ln54_3' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %b, %ctx_state_0_read_1" [SHA_new/SHA_new/sha256_impl.c:65]   --->   Operation 136 'add' 'add_ln65' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %c, %ctx_state_1_read_1" [SHA_new/SHA_new/sha256_impl.c:66]   --->   Operation 137 'add' 'add_ln66' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (2.55ns)   --->   "%add_ln67 = add i32 %d, %ctx_state_2_read_1" [SHA_new/SHA_new/sha256_impl.c:67]   --->   Operation 138 'add' 'add_ln67' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 %d_0, %ctx_state_3_read_1" [SHA_new/SHA_new/sha256_impl.c:68]   --->   Operation 139 'add' 'add_ln68' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %f, %ctx_state_4_read_1" [SHA_new/SHA_new/sha256_impl.c:69]   --->   Operation 140 'add' 'add_ln69' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %g, %ctx_state_5_read_1" [SHA_new/SHA_new/sha256_impl.c:70]   --->   Operation 141 'add' 'add_ln70' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %h, %ctx_state_6_read_1" [SHA_new/SHA_new/sha256_impl.c:71]   --->   Operation 142 'add' 'add_ln71' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %h_0, %ctx_state_7_read_1" [SHA_new/SHA_new/sha256_impl.c:72]   --->   Operation 143 'add' 'add_ln72' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %add_ln65, 0" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 144 'insertvalue' 'mrv' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %add_ln66, 1" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 145 'insertvalue' 'mrv_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %add_ln67, 2" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 146 'insertvalue' 'mrv_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %add_ln68, 3" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 147 'insertvalue' 'mrv_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %add_ln69, 4" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 148 'insertvalue' 'mrv_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln70, 5" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 149 'insertvalue' 'mrv_5' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %add_ln71, 6" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 150 'insertvalue' 'mrv_6' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %add_ln72, 7" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 151 'insertvalue' 'mrv_7' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 152 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 7.62>
ST_9 : Operation 153 [1/2] (3.25ns)   --->   "%k_load = load i32* %k_addr, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 153 'load' 'k_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 154 [1/2] (3.25ns)   --->   "%m_load_4 = load i32* %m_addr_6, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 154 'load' 'm_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i32 %k_load, %m_load_4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 155 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln53_2, %add_ln53" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 156 'add' 't1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 5> <Delay = 5.36>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b, i32 2, i32 31)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 157 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%trunc_ln54 = trunc i32 %b to i2" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 158 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln54, i30 %lshr_ln2)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 159 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%lshr_ln54_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b, i32 13, i32 31)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 160 'partselect' 'lshr_ln54_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%trunc_ln54_1 = trunc i32 %b to i13" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 161 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%or_ln54_1 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln54_1, i19 %lshr_ln54_1)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 162 'bitconcatenate' 'or_ln54_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%lshr_ln54_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b, i32 22, i32 31)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 163 'partselect' 'lshr_ln54_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%trunc_ln54_2 = trunc i32 %b to i22" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 164 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%or_ln54_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln54_2, i10 %lshr_ln54_2)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 165 'bitconcatenate' 'or_ln54_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%xor_ln54 = xor i32 %or_ln2, %or_ln54_1" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 166 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_1 = xor i32 %xor_ln54, %or_ln54_2" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 167 'xor' 'xor_ln54_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (2.55ns)   --->   "%e = add i32 %t1, %d_0" [SHA_new/SHA_new/sha256_impl.c:58]   --->   Operation 168 'add' 'e' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62 = add i32 %xor_ln54_3, %t1" [SHA_new/SHA_new/sha256_impl.c:62]   --->   Operation 169 'add' 'add_ln62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 170 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%a = add i32 %add_ln62, %xor_ln54_1" [SHA_new/SHA_new/sha256_impl.c:62]   --->   Operation 170 'add' 'a' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader8" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_state_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_state_7_read_1    (read             ) [ 00111111111]
ctx_state_6_read_1    (read             ) [ 00111111111]
ctx_state_5_read_1    (read             ) [ 00111111111]
ctx_state_4_read_1    (read             ) [ 00111111111]
ctx_state_3_read_1    (read             ) [ 00111111111]
ctx_state_2_read_1    (read             ) [ 00111111111]
ctx_state_1_read_1    (read             ) [ 00111111111]
ctx_state_0_read_1    (read             ) [ 00111111111]
m                     (alloca           ) [ 00111111111]
br_ln34               (br               ) [ 01110000000]
i_0                   (phi              ) [ 00100000000]
icmp_ln34             (icmp             ) [ 00110000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
add_ln34              (add              ) [ 01110000000]
br_ln34               (br               ) [ 00000000000]
zext_ln36             (zext             ) [ 00010000000]
data_0_addr           (getelementptr    ) [ 00010000000]
data_1_addr           (getelementptr    ) [ 00010000000]
data_2_addr           (getelementptr    ) [ 00010000000]
data_3_addr           (getelementptr    ) [ 00010000000]
br_ln38               (br               ) [ 00111111000]
data_0_load           (load             ) [ 00000000000]
data_1_load           (load             ) [ 00000000000]
data_2_load           (load             ) [ 00000000000]
data_3_load           (load             ) [ 00000000000]
or_ln36_5             (bitconcatenate   ) [ 00000000000]
m_addr                (getelementptr    ) [ 00000000000]
store_ln36            (store            ) [ 00000000000]
br_ln34               (br               ) [ 01110000000]
i_1                   (phi              ) [ 00001111000]
icmp_ln38             (icmp             ) [ 00001111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln38               (br               ) [ 00000000000]
add_ln40              (add              ) [ 00000000000]
zext_ln40             (zext             ) [ 00000000000]
m_addr_1              (getelementptr    ) [ 00000100000]
add_ln40_1            (add              ) [ 00000000000]
zext_ln40_1           (zext             ) [ 00000000000]
m_addr_2              (getelementptr    ) [ 00000100000]
br_ln51               (br               ) [ 00001111111]
m_load                (load             ) [ 00000010000]
m_load_1              (load             ) [ 00000011000]
add_ln40_2            (add              ) [ 00000000000]
zext_ln40_2           (zext             ) [ 00000000000]
m_addr_3              (getelementptr    ) [ 00000010000]
add_ln40_3            (add              ) [ 00000000000]
zext_ln40_3           (zext             ) [ 00000000000]
m_addr_4              (getelementptr    ) [ 00000010000]
lshr_ln               (partselect       ) [ 00000000000]
trunc_ln40            (trunc            ) [ 00000000000]
or_ln                 (bitconcatenate   ) [ 00000000000]
lshr_ln40_1           (partselect       ) [ 00000000000]
trunc_ln40_1          (trunc            ) [ 00000000000]
or_ln40_1             (bitconcatenate   ) [ 00000000000]
lshr_ln40_2           (partselect       ) [ 00000000000]
zext_ln40_5           (zext             ) [ 00000000000]
xor_ln40              (xor              ) [ 00000000000]
xor_ln40_1            (xor              ) [ 00000000000]
m_load_2              (load             ) [ 00000000000]
lshr_ln40_3           (partselect       ) [ 00000000000]
trunc_ln40_2          (trunc            ) [ 00000000000]
or_ln40_2             (bitconcatenate   ) [ 00000000000]
lshr_ln40_4           (partselect       ) [ 00000000000]
trunc_ln40_3          (trunc            ) [ 00000000000]
or_ln40_3             (bitconcatenate   ) [ 00000000000]
lshr_ln40_5           (partselect       ) [ 00000000000]
zext_ln40_6           (zext             ) [ 00000000000]
xor_ln40_2            (xor              ) [ 00000000000]
xor_ln40_3            (xor              ) [ 00000000000]
m_load_3              (load             ) [ 00000001000]
add_ln40_5            (add              ) [ 00000001000]
add_ln40_4            (add              ) [ 00000000000]
add_ln40_6            (add              ) [ 00000000000]
zext_ln40_4           (zext             ) [ 00000000000]
m_addr_5              (getelementptr    ) [ 00000000000]
store_ln40            (store            ) [ 00000000000]
i                     (add              ) [ 00101111000]
br_ln38               (br               ) [ 00101111000]
h_0                   (phi              ) [ 00000000100]
h                     (phi              ) [ 00001111111]
g                     (phi              ) [ 00001111111]
f                     (phi              ) [ 00001111111]
d_0                   (phi              ) [ 00000000111]
d                     (phi              ) [ 00001111111]
c                     (phi              ) [ 00001111111]
b                     (phi              ) [ 00001111111]
i_2                   (phi              ) [ 00000000100]
icmp_ln51             (icmp             ) [ 00000000111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
i_3                   (add              ) [ 00001000111]
br_ln51               (br               ) [ 00000000000]
lshr_ln1              (partselect       ) [ 00000000000]
trunc_ln53            (trunc            ) [ 00000000000]
or_ln1                (bitconcatenate   ) [ 00000000000]
lshr_ln53_1           (partselect       ) [ 00000000000]
trunc_ln53_1          (trunc            ) [ 00000000000]
or_ln53_1             (bitconcatenate   ) [ 00000000000]
lshr_ln53_2           (partselect       ) [ 00000000000]
trunc_ln53_2          (trunc            ) [ 00000000000]
or_ln53_2             (bitconcatenate   ) [ 00000000000]
xor_ln53              (xor              ) [ 00000000000]
xor_ln53_1            (xor              ) [ 00000000000]
and_ln53              (and              ) [ 00000000000]
xor_ln53_2            (xor              ) [ 00000000000]
and_ln53_1            (and              ) [ 00000000000]
xor_ln53_3            (xor              ) [ 00000000000]
zext_ln53             (zext             ) [ 00000000000]
k_addr                (getelementptr    ) [ 00000000010]
m_addr_6              (getelementptr    ) [ 00000000010]
add_ln53_1            (add              ) [ 00000000000]
add_ln53_2            (add              ) [ 00000000010]
xor_ln54_2            (xor              ) [ 00000000000]
and_ln54              (and              ) [ 00000000000]
and_ln54_1            (and              ) [ 00000000000]
xor_ln54_3            (xor              ) [ 00000000011]
add_ln65              (add              ) [ 00000000000]
add_ln66              (add              ) [ 00000000000]
add_ln67              (add              ) [ 00000000000]
add_ln68              (add              ) [ 00000000000]
add_ln69              (add              ) [ 00000000000]
add_ln70              (add              ) [ 00000000000]
add_ln71              (add              ) [ 00000000000]
add_ln72              (add              ) [ 00000000000]
mrv                   (insertvalue      ) [ 00000000000]
mrv_1                 (insertvalue      ) [ 00000000000]
mrv_2                 (insertvalue      ) [ 00000000000]
mrv_3                 (insertvalue      ) [ 00000000000]
mrv_4                 (insertvalue      ) [ 00000000000]
mrv_5                 (insertvalue      ) [ 00000000000]
mrv_6                 (insertvalue      ) [ 00000000000]
mrv_7                 (insertvalue      ) [ 00000000000]
ret_ln73              (ret              ) [ 00000000000]
k_load                (load             ) [ 00000000000]
m_load_4              (load             ) [ 00000000000]
add_ln53              (add              ) [ 00000000000]
t1                    (add              ) [ 00000000001]
lshr_ln2              (partselect       ) [ 00000000000]
trunc_ln54            (trunc            ) [ 00000000000]
or_ln2                (bitconcatenate   ) [ 00000000000]
lshr_ln54_1           (partselect       ) [ 00000000000]
trunc_ln54_1          (trunc            ) [ 00000000000]
or_ln54_1             (bitconcatenate   ) [ 00000000000]
lshr_ln54_2           (partselect       ) [ 00000000000]
trunc_ln54_2          (trunc            ) [ 00000000000]
or_ln54_2             (bitconcatenate   ) [ 00000000000]
xor_ln54              (xor              ) [ 00000000000]
xor_ln54_1            (xor              ) [ 00000000000]
e                     (add              ) [ 00001000111]
add_ln62              (add              ) [ 00000000000]
a                     (add              ) [ 00001000111]
br_ln51               (br               ) [ 00001000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_state_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_state_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctx_state_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctx_state_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctx_state_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctx_state_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctx_state_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ctx_state_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="k">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="m_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ctx_state_7_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_7_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ctx_state_6_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_6_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ctx_state_5_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_5_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ctx_state_4_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_4_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ctx_state_3_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_3_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ctx_state_2_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_2_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ctx_state_1_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_1_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ctx_state_0_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_0_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_0_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="data_1_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="data_2_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="data_3_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="m_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="1"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="6" slack="0"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
<pin id="270" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/3 m_load/4 m_load_1/4 m_load_2/5 m_load_3/5 store_ln40/7 m_load_4/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="m_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="m_addr_2_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="m_addr_3_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="m_addr_4_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="m_addr_5_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="k_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="m_addr_6_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_6/8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="1"/>
<pin id="315" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="1"/>
<pin id="326" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="6" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="336" class="1005" name="h_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="h_0_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="32" slack="3"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/8 "/>
</bind>
</comp>

<comp id="345" class="1005" name="h_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="h_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="32" slack="3"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/8 "/>
</bind>
</comp>

<comp id="356" class="1005" name="g_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="g (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="g_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="32" slack="3"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="g/8 "/>
</bind>
</comp>

<comp id="367" class="1005" name="f_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="f_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="3"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/8 "/>
</bind>
</comp>

<comp id="378" class="1005" name="d_0_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="d_0_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="32" slack="3"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/8 "/>
</bind>
</comp>

<comp id="388" class="1005" name="d_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="d_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="32" slack="3"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/8 "/>
</bind>
</comp>

<comp id="399" class="1005" name="c_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="c_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="32" slack="3"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/8 "/>
</bind>
</comp>

<comp id="410" class="1005" name="b_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="b_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="32" slack="3"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="i_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="1"/>
<pin id="423" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="i_2_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="432" class="1005" name="reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load m_load_3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln34_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln34_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln36_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln36_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="0" index="3" bw="8" slack="0"/>
<pin id="461" dir="0" index="4" bw="8" slack="0"/>
<pin id="462" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln36_5/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln38_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln40_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln40_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln40_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln40_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln40_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="7" slack="1"/>
<pin id="500" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln40_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln40_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="7" slack="1"/>
<pin id="511" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln40_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="lshr_ln_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="15" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln40_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="17" slack="0"/>
<pin id="536" dir="0" index="2" bw="15" slack="0"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="lshr_ln40_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="13" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_1/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln40_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln40_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="19" slack="0"/>
<pin id="558" dir="0" index="2" bw="13" slack="0"/>
<pin id="559" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_1/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="lshr_ln40_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="22" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="0" index="3" bw="6" slack="0"/>
<pin id="568" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_2/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln40_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="22" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln40_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="22" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln40_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_1/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="lshr_ln40_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="25" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="4" slack="0"/>
<pin id="593" dir="0" index="3" bw="6" slack="0"/>
<pin id="594" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_3/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln40_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_2/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln40_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="0" index="2" bw="25" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_2/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="lshr_ln40_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="14" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_4/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln40_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_3/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln40_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="18" slack="0"/>
<pin id="628" dir="0" index="2" bw="14" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_3/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln40_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="29" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="3" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_5/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln40_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="29" slack="0"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln40_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="29" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_2/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln40_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_3/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln40_5_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln40_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="2"/>
<pin id="667" dir="0" index="1" bw="32" slack="1"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln40_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln40_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="3"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="i_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="3"/>
<pin id="684" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln51_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="0" index="1" bw="7" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="i_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="lshr_ln1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="26" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="4" slack="0"/>
<pin id="703" dir="0" index="3" bw="6" slack="0"/>
<pin id="704" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln53_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="6" slack="0"/>
<pin id="716" dir="0" index="2" bw="26" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="lshr_ln53_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="21" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_1/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln53_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_1/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="or_ln53_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="11" slack="0"/>
<pin id="738" dir="0" index="2" bw="21" slack="0"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_1/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="lshr_ln53_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="6" slack="0"/>
<pin id="747" dir="0" index="3" bw="6" slack="0"/>
<pin id="748" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_2/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln53_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_2/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln53_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="25" slack="0"/>
<pin id="760" dir="0" index="2" bw="7" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_2/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="xor_ln53_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="xor_ln53_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_1/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="and_ln53_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln53_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_2/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="and_ln53_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53_1/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="xor_ln53_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_3/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln53_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="7" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln53_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln53_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="xor_ln54_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_2/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln54_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/8 "/>
</bind>
</comp>

<comp id="831" class="1004" name="and_ln54_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_1/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln54_3_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_3/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln65_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="3"/>
<pin id="846" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln66_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="3"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/8 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln67_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="3"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln68_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="3"/>
<pin id="861" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln69_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="3"/>
<pin id="866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/8 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln70_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="3"/>
<pin id="871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln71_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="3"/>
<pin id="876" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln72_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="3"/>
<pin id="881" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/8 "/>
</bind>
</comp>

<comp id="883" class="1004" name="mrv_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="256" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/8 "/>
</bind>
</comp>

<comp id="889" class="1004" name="mrv_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="256" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/8 "/>
</bind>
</comp>

<comp id="895" class="1004" name="mrv_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="256" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/8 "/>
</bind>
</comp>

<comp id="901" class="1004" name="mrv_3_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="256" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="mrv_4_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="256" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/8 "/>
</bind>
</comp>

<comp id="913" class="1004" name="mrv_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="256" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="0"/>
<pin id="916" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/8 "/>
</bind>
</comp>

<comp id="919" class="1004" name="mrv_6_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="256" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="mrv_7_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="256" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/8 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln53_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/9 "/>
</bind>
</comp>

<comp id="937" class="1004" name="t1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="lshr_ln2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="30" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="2"/>
<pin id="945" dir="0" index="2" bw="3" slack="0"/>
<pin id="946" dir="0" index="3" bw="6" slack="0"/>
<pin id="947" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln54_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="2"/>
<pin id="954" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="or_ln2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="2" slack="0"/>
<pin id="959" dir="0" index="2" bw="30" slack="0"/>
<pin id="960" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="lshr_ln54_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="19" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="2"/>
<pin id="967" dir="0" index="2" bw="5" slack="0"/>
<pin id="968" dir="0" index="3" bw="6" slack="0"/>
<pin id="969" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_1/10 "/>
</bind>
</comp>

<comp id="974" class="1004" name="trunc_ln54_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="2"/>
<pin id="976" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="or_ln54_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="13" slack="0"/>
<pin id="981" dir="0" index="2" bw="19" slack="0"/>
<pin id="982" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln54_1/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="lshr_ln54_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="2"/>
<pin id="989" dir="0" index="2" bw="6" slack="0"/>
<pin id="990" dir="0" index="3" bw="6" slack="0"/>
<pin id="991" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_2/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln54_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="2"/>
<pin id="998" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_2/10 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="or_ln54_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="22" slack="0"/>
<pin id="1003" dir="0" index="2" bw="10" slack="0"/>
<pin id="1004" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln54_2/10 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="xor_ln54_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/10 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="xor_ln54_1_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_1/10 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="e_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="0" index="1" bw="32" slack="2"/>
<pin id="1023" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln62_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="2"/>
<pin id="1027" dir="0" index="1" bw="32" slack="1"/>
<pin id="1028" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/10 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="a_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="0"/>
<pin id="1032" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="ctx_state_7_read_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="3"/>
<pin id="1037" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_7_read_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="ctx_state_6_read_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="3"/>
<pin id="1043" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_6_read_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="ctx_state_5_read_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="3"/>
<pin id="1049" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_5_read_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="ctx_state_4_read_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="3"/>
<pin id="1055" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_4_read_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="ctx_state_3_read_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="3"/>
<pin id="1061" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_3_read_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="ctx_state_2_read_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="3"/>
<pin id="1067" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_2_read_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="ctx_state_1_read_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="3"/>
<pin id="1073" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_1_read_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="ctx_state_0_read_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="3"/>
<pin id="1079" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_0_read_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="add_ln34_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="5" slack="0"/>
<pin id="1088" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="zext_ln36_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="64" slack="1"/>
<pin id="1093" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="data_0_addr_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="4" slack="1"/>
<pin id="1098" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_0_addr "/>
</bind>
</comp>

<comp id="1101" class="1005" name="data_1_addr_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="1"/>
<pin id="1103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="1106" class="1005" name="data_2_addr_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="4" slack="1"/>
<pin id="1108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="1111" class="1005" name="data_3_addr_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="4" slack="1"/>
<pin id="1113" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="1119" class="1005" name="m_addr_1_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="6" slack="1"/>
<pin id="1121" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="m_addr_2_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="6" slack="1"/>
<pin id="1126" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="m_load_1_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="2"/>
<pin id="1131" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_load_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="m_addr_3_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="1"/>
<pin id="1136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="m_addr_4_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="1"/>
<pin id="1141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="add_ln40_5_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_5 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="i_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="7" slack="1"/>
<pin id="1151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1157" class="1005" name="i_3_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="7" slack="0"/>
<pin id="1159" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="k_addr_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="1"/>
<pin id="1164" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="1167" class="1005" name="m_addr_6_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="1"/>
<pin id="1169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_6 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="add_ln53_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="xor_ln54_3_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="2"/>
<pin id="1179" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln54_3 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="t1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="e_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="1193" class="1005" name="a_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="355"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="366"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="377"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="387"><net_src comp="381" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="398"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="409"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="420"><net_src comp="414" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="424"><net_src comp="94" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="248" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="317" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="32" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="317" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="317" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="197" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="210" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="223" pin="3"/><net_sink comp="456" pin=3"/></net>

<net id="467"><net_src comp="236" pin="3"/><net_sink comp="456" pin=4"/></net>

<net id="468"><net_src comp="456" pin="5"/><net_sink comp="248" pin=1"/></net>

<net id="473"><net_src comp="328" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="328" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="328" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="501"><net_src comp="54" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="324" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="324" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="525"><net_src comp="58" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="432" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="432" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="64" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="519" pin="4"/><net_sink comp="533" pin=2"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="432" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="432" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="70" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="541" pin="4"/><net_sink comp="555" pin=2"/></net>

<net id="569"><net_src comp="72" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="432" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="74" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="563" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="555" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="533" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="248" pin="7"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="78" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="62" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="602"><net_src comp="248" pin="7"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="80" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="589" pin="4"/><net_sink comp="603" pin=2"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="248" pin="7"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="84" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="248" pin="7"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="611" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="639"><net_src comp="88" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="248" pin="7"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="90" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="62" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="633" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="625" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="603" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="583" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="432" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="675"><net_src comp="670" pin="2"/><net_sink comp="248" pin=4"/></net>

<net id="679"><net_src comp="324" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="685"><net_src comp="92" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="324" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="425" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="46" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="425" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="98" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="371" pin="4"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="100" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="62" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="712"><net_src comp="371" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="102" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="699" pin="4"/><net_sink comp="713" pin=2"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="371" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="106" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="62" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="734"><net_src comp="371" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="108" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="721" pin="4"/><net_sink comp="735" pin=2"/></net>

<net id="749"><net_src comp="110" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="371" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="112" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="371" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="114" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="743" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="713" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="735" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="757" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="371" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="360" pin="4"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="371" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="116" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="349" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="777" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="425" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="811"><net_src comp="771" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="795" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="339" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="403" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="392" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="414" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="403" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="392" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="825" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="414" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="403" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="392" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="381" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="371" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="360" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="349" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="339" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="118" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="843" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="848" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="853" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="858" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="863" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="868" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="873" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="878" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="300" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="248" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="120" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="410" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="122" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="951"><net_src comp="62" pin="0"/><net_sink comp="942" pin=3"/></net>

<net id="955"><net_src comp="410" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="124" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="952" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="942" pin="4"/><net_sink comp="956" pin=2"/></net>

<net id="970"><net_src comp="126" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="410" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="128" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="62" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="977"><net_src comp="410" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="130" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="974" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="964" pin="4"/><net_sink comp="978" pin=2"/></net>

<net id="992"><net_src comp="132" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="410" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="134" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="62" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="999"><net_src comp="410" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="136" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="986" pin="4"/><net_sink comp="1000" pin=2"/></net>

<net id="1012"><net_src comp="956" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="978" pin="3"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1000" pin="3"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="378" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1033"><net_src comp="1025" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1014" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="142" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1044"><net_src comp="148" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1050"><net_src comp="154" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1056"><net_src comp="160" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1062"><net_src comp="166" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1068"><net_src comp="172" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1074"><net_src comp="178" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1080"><net_src comp="184" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1089"><net_src comp="442" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1094"><net_src comp="448" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1099"><net_src comp="190" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1104"><net_src comp="203" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1109"><net_src comp="216" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1114"><net_src comp="229" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1122"><net_src comp="254" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1127"><net_src comp="261" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1132"><net_src comp="248" pin="7"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1137"><net_src comp="272" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1142"><net_src comp="279" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1147"><net_src comp="659" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1152"><net_src comp="681" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1160"><net_src comp="693" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1165"><net_src comp="293" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1170"><net_src comp="306" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1175"><net_src comp="813" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1180"><net_src comp="837" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1185"><net_src comp="937" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1191"><net_src comp="1020" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1196"><net_src comp="1029" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="414" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sha256_transform : ctx_state_0_read | {1 }
	Port: sha256_transform : ctx_state_1_read | {1 }
	Port: sha256_transform : ctx_state_2_read | {1 }
	Port: sha256_transform : ctx_state_3_read | {1 }
	Port: sha256_transform : ctx_state_4_read | {1 }
	Port: sha256_transform : ctx_state_5_read | {1 }
	Port: sha256_transform : ctx_state_6_read | {1 }
	Port: sha256_transform : ctx_state_7_read | {1 }
	Port: sha256_transform : data_0 | {2 3 }
	Port: sha256_transform : data_1 | {2 3 }
	Port: sha256_transform : data_2 | {2 3 }
	Port: sha256_transform : data_3 | {2 3 }
	Port: sha256_transform : k | {8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		zext_ln36 : 1
		data_0_addr : 2
		data_0_load : 3
		data_1_addr : 2
		data_1_load : 3
		data_2_addr : 2
		data_2_load : 3
		data_3_addr : 2
		data_3_load : 3
	State 3
		or_ln36_5 : 1
		store_ln36 : 2
	State 4
		icmp_ln38 : 1
		br_ln38 : 2
		add_ln40 : 1
		zext_ln40 : 2
		m_addr_1 : 3
		m_load : 4
		add_ln40_1 : 1
		zext_ln40_1 : 2
		m_addr_2 : 3
		m_load_1 : 4
	State 5
		zext_ln40_2 : 1
		m_addr_3 : 2
		m_load_2 : 3
		zext_ln40_3 : 1
		m_addr_4 : 2
		m_load_3 : 3
	State 6
		or_ln : 1
		or_ln40_1 : 1
		zext_ln40_5 : 1
		xor_ln40 : 2
		xor_ln40_1 : 2
		lshr_ln40_3 : 1
		trunc_ln40_2 : 1
		or_ln40_2 : 2
		lshr_ln40_4 : 1
		trunc_ln40_3 : 1
		or_ln40_3 : 2
		lshr_ln40_5 : 1
		zext_ln40_6 : 2
		xor_ln40_2 : 3
		xor_ln40_3 : 3
		add_ln40_5 : 3
	State 7
		add_ln40_6 : 1
		m_addr_5 : 1
		store_ln40 : 2
	State 8
		icmp_ln51 : 1
		i_3 : 1
		br_ln51 : 2
		lshr_ln1 : 1
		trunc_ln53 : 1
		or_ln1 : 2
		lshr_ln53_1 : 1
		trunc_ln53_1 : 1
		or_ln53_1 : 2
		lshr_ln53_2 : 1
		trunc_ln53_2 : 1
		or_ln53_2 : 2
		xor_ln53 : 3
		xor_ln53_1 : 3
		and_ln53 : 1
		xor_ln53_2 : 1
		and_ln53_1 : 1
		xor_ln53_3 : 1
		zext_ln53 : 1
		k_addr : 2
		k_load : 3
		m_addr_6 : 2
		m_load_4 : 3
		add_ln53_1 : 3
		add_ln53_2 : 4
		xor_ln54_2 : 1
		and_ln54 : 1
		and_ln54_1 : 1
		xor_ln54_3 : 1
		add_ln65 : 1
		add_ln66 : 1
		add_ln67 : 1
		add_ln68 : 1
		add_ln69 : 1
		add_ln70 : 1
		add_ln71 : 1
		add_ln72 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		ret_ln73 : 10
	State 9
		add_ln53 : 1
		t1 : 2
	State 10
		or_ln2 : 1
		or_ln54_1 : 1
		or_ln54_2 : 1
		xor_ln54 : 2
		xor_ln54_1 : 2
		a : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln34_fu_442        |    0    |    15   |
|          |         add_ln40_fu_475        |    0    |    15   |
|          |        add_ln40_1_fu_486       |    0    |    15   |
|          |        add_ln40_2_fu_497       |    0    |    15   |
|          |        add_ln40_3_fu_508       |    0    |    15   |
|          |        add_ln40_5_fu_659       |    0    |    39   |
|          |        add_ln40_4_fu_665       |    0    |    32   |
|          |        add_ln40_6_fu_670       |    0    |    32   |
|          |            i_fu_681            |    0    |    15   |
|          |           i_3_fu_693           |    0    |    15   |
|          |        add_ln53_1_fu_807       |    0    |    32   |
|          |        add_ln53_2_fu_813       |    0    |    32   |
|    add   |         add_ln65_fu_843        |    0    |    39   |
|          |         add_ln66_fu_848        |    0    |    39   |
|          |         add_ln67_fu_853        |    0    |    39   |
|          |         add_ln68_fu_858        |    0    |    39   |
|          |         add_ln69_fu_863        |    0    |    39   |
|          |         add_ln70_fu_868        |    0    |    39   |
|          |         add_ln71_fu_873        |    0    |    39   |
|          |         add_ln72_fu_878        |    0    |    39   |
|          |         add_ln53_fu_931        |    0    |    32   |
|          |            t1_fu_937           |    0    |    32   |
|          |            e_fu_1020           |    0    |    39   |
|          |        add_ln62_fu_1025        |    0    |    32   |
|          |            a_fu_1029           |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         xor_ln40_fu_577        |    0    |    32   |
|          |        xor_ln40_1_fu_583       |    0    |    32   |
|          |        xor_ln40_2_fu_647       |    0    |    32   |
|          |        xor_ln40_3_fu_653       |    0    |    32   |
|          |         xor_ln53_fu_765        |    0    |    32   |
|    xor   |        xor_ln53_1_fu_771       |    0    |    32   |
|          |        xor_ln53_2_fu_783       |    0    |    32   |
|          |        xor_ln53_3_fu_795       |    0    |    32   |
|          |        xor_ln54_2_fu_819       |    0    |    32   |
|          |        xor_ln54_3_fu_837       |    0    |    32   |
|          |        xor_ln54_fu_1008        |    0    |    32   |
|          |       xor_ln54_1_fu_1014       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         and_ln53_fu_777        |    0    |    32   |
|    and   |        and_ln53_1_fu_789       |    0    |    32   |
|          |         and_ln54_fu_825        |    0    |    32   |
|          |        and_ln54_1_fu_831       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln34_fu_436        |    0    |    11   |
|   icmp   |        icmp_ln38_fu_469        |    0    |    11   |
|          |        icmp_ln51_fu_687        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          | ctx_state_7_read_1_read_fu_142 |    0    |    0    |
|          | ctx_state_6_read_1_read_fu_148 |    0    |    0    |
|          | ctx_state_5_read_1_read_fu_154 |    0    |    0    |
|   read   | ctx_state_4_read_1_read_fu_160 |    0    |    0    |
|          | ctx_state_3_read_1_read_fu_166 |    0    |    0    |
|          | ctx_state_2_read_1_read_fu_172 |    0    |    0    |
|          | ctx_state_1_read_1_read_fu_178 |    0    |    0    |
|          | ctx_state_0_read_1_read_fu_184 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln36_fu_448        |    0    |    0    |
|          |        zext_ln40_fu_481        |    0    |    0    |
|          |       zext_ln40_1_fu_492       |    0    |    0    |
|          |       zext_ln40_2_fu_503       |    0    |    0    |
|   zext   |       zext_ln40_3_fu_514       |    0    |    0    |
|          |       zext_ln40_5_fu_573       |    0    |    0    |
|          |       zext_ln40_6_fu_643       |    0    |    0    |
|          |       zext_ln40_4_fu_676       |    0    |    0    |
|          |        zext_ln53_fu_801        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        or_ln36_5_fu_456        |    0    |    0    |
|          |          or_ln_fu_533          |    0    |    0    |
|          |        or_ln40_1_fu_555        |    0    |    0    |
|          |        or_ln40_2_fu_603        |    0    |    0    |
|          |        or_ln40_3_fu_625        |    0    |    0    |
|bitconcatenate|          or_ln1_fu_713         |    0    |    0    |
|          |        or_ln53_1_fu_735        |    0    |    0    |
|          |        or_ln53_2_fu_757        |    0    |    0    |
|          |          or_ln2_fu_956         |    0    |    0    |
|          |        or_ln54_1_fu_978        |    0    |    0    |
|          |        or_ln54_2_fu_1000       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         lshr_ln_fu_519         |    0    |    0    |
|          |       lshr_ln40_1_fu_541       |    0    |    0    |
|          |       lshr_ln40_2_fu_563       |    0    |    0    |
|          |       lshr_ln40_3_fu_589       |    0    |    0    |
|          |       lshr_ln40_4_fu_611       |    0    |    0    |
|partselect|       lshr_ln40_5_fu_633       |    0    |    0    |
|          |         lshr_ln1_fu_699        |    0    |    0    |
|          |       lshr_ln53_1_fu_721       |    0    |    0    |
|          |       lshr_ln53_2_fu_743       |    0    |    0    |
|          |         lshr_ln2_fu_942        |    0    |    0    |
|          |       lshr_ln54_1_fu_964       |    0    |    0    |
|          |       lshr_ln54_2_fu_986       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        trunc_ln40_fu_529       |    0    |    0    |
|          |       trunc_ln40_1_fu_551      |    0    |    0    |
|          |       trunc_ln40_2_fu_599      |    0    |    0    |
|          |       trunc_ln40_3_fu_621      |    0    |    0    |
|   trunc  |        trunc_ln53_fu_709       |    0    |    0    |
|          |       trunc_ln53_1_fu_731      |    0    |    0    |
|          |       trunc_ln53_2_fu_753      |    0    |    0    |
|          |        trunc_ln54_fu_952       |    0    |    0    |
|          |       trunc_ln54_1_fu_974      |    0    |    0    |
|          |       trunc_ln54_2_fu_996      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           mrv_fu_883           |    0    |    0    |
|          |          mrv_1_fu_889          |    0    |    0    |
|          |          mrv_2_fu_895          |    0    |    0    |
|insertvalue|          mrv_3_fu_901          |    0    |    0    |
|          |          mrv_4_fu_907          |    0    |    0    |
|          |          mrv_5_fu_913          |    0    |    0    |
|          |          mrv_6_fu_919          |    0    |    0    |
|          |          mrv_7_fu_925          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1296  |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  m |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         a_reg_1193        |   32   |
|     add_ln34_reg_1086     |    5   |
|    add_ln40_5_reg_1144    |   32   |
|    add_ln53_2_reg_1172    |   32   |
|         b_reg_410         |   32   |
|         c_reg_399         |   32   |
|ctx_state_0_read_1_reg_1077|   32   |
|ctx_state_1_read_1_reg_1071|   32   |
|ctx_state_2_read_1_reg_1065|   32   |
|ctx_state_3_read_1_reg_1059|   32   |
|ctx_state_4_read_1_reg_1053|   32   |
|ctx_state_5_read_1_reg_1047|   32   |
|ctx_state_6_read_1_reg_1041|   32   |
|ctx_state_7_read_1_reg_1035|   32   |
|        d_0_reg_378        |   32   |
|         d_reg_388         |   32   |
|    data_0_addr_reg_1096   |    4   |
|    data_1_addr_reg_1101   |    4   |
|    data_2_addr_reg_1106   |    4   |
|    data_3_addr_reg_1111   |    4   |
|         e_reg_1188        |   32   |
|         f_reg_367         |   32   |
|         g_reg_356         |   32   |
|        h_0_reg_336        |   32   |
|         h_reg_345         |   32   |
|        i_0_reg_313        |    5   |
|        i_1_reg_324        |    7   |
|        i_2_reg_421        |    7   |
|        i_3_reg_1157       |    7   |
|         i_reg_1149        |    7   |
|      k_addr_reg_1162      |    6   |
|     m_addr_1_reg_1119     |    6   |
|     m_addr_2_reg_1124     |    6   |
|     m_addr_3_reg_1134     |    6   |
|     m_addr_4_reg_1139     |    6   |
|     m_addr_6_reg_1167     |    6   |
|     m_load_1_reg_1129     |   32   |
|          reg_432          |   32   |
|        t1_reg_1182        |   32   |
|    xor_ln54_3_reg_1177    |   32   |
|     zext_ln36_reg_1091    |   64   |
+---------------------------+--------+
|           Total           |   922  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_248 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_248 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_300 |  p0  |   2  |   6  |   12   ||    9    |
|    i_1_reg_324    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||  14.497 ||   119   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1296  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   119  |    -   |
|  Register |    -   |    -   |   922  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   14   |   922  |  1415  |    0   |
+-----------+--------+--------+--------+--------+--------+
