{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 17:38:41 2017 " "Info: Processing started: Sun May 14 17:38:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6\" as buffer" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] memory memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a23~porta_we_reg 61.22 MHz 16.334 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.22 MHz between source register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a23~porta_we_reg\" (period= 16.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.840 ns + Longest register memory " "Info: + Longest register to memory delay is 4.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X19_Y14_N15 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N15; Fanout = 27; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.228 ns) 0.812 ns cpu:inst1\|saveRes:inst11\|inst20~0 2 COMB LCCOMB_X19_Y14_N12 3 " "Info: 2: + IC(0.584 ns) + CELL(0.228 ns) = 0.812 ns; Loc. = LCCOMB_X19_Y14_N12; Fanout = 3; COMB Node = 'cpu:inst1\|saveRes:inst11\|inst20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] cpu:inst1|saveRes:inst11|inst20~0 } "NODE_NAME" } } { "saveRes.bdf" "" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 512 776 840 560 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 1.244 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~17 3 COMB LCCOMB_X19_Y14_N26 38 " "Info: 3: + IC(0.379 ns) + CELL(0.053 ns) = 1.244 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 38; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { cpu:inst1|saveRes:inst11|inst20~0 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.272 ns) 2.148 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[12\]~22 4 COMB LCCOMB_X19_Y14_N16 4 " "Info: 4: + IC(0.632 ns) + CELL(0.272 ns) = 2.148 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 4; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[12\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.228 ns) 2.978 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[1\]~0 5 COMB LCCOMB_X21_Y14_N26 15 " "Info: 5: + IC(0.602 ns) + CELL(0.228 ns) = 2.978 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 15; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~22 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 } "NODE_NAME" } } { "db/decode_3pa.tdf" "" { Text "D:/SIFO/cursach/db/decode_3pa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.234 ns) 4.840 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a23~porta_we_reg 6 MEM M4K_X8_Y6 1 " "Info: 6: + IC(1.628 ns) + CELL(0.234 ns) = 4.840 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a23~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 481 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 20.97 % ) " "Info: Total cell delay = 1.015 ns ( 20.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.825 ns ( 79.03 % ) " "Info: Total interconnect delay = 3.825 ns ( 79.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.840 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] cpu:inst1|saveRes:inst11|inst20~0 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~22 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.840 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} cpu:inst1|saveRes:inst11|inst20~0 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~22 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg {} } { 0.000ns 0.584ns 0.379ns 0.632ns 0.602ns 1.628ns } { 0.000ns 0.228ns 0.053ns 0.272ns 0.228ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.211 ns - Smallest " "Info: - Smallest clock skew is -3.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.341 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1044 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1044; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a23~porta_we_reg 3 MEM M4K_X8_Y6 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a23~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 481 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.552 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.712 ns) 2.999 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X13_Y15_N27 2 " "Info: 2: + IC(1.433 ns) + CELL(0.712 ns) = 2.999 ns; Loc. = LCFF_X13_Y15_N27; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.000 ns) 4.288 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G0 39 " "Info: 3: + IC(1.289 ns) + CELL(0.000 ns) = 4.288 ns; Loc. = CLKCTRL_G0; Fanout = 39; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 5.552 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X19_Y14_N15 27 " "Info: 4: + IC(0.646 ns) + CELL(0.618 ns) = 5.552 ns; Loc. = LCFF_X19_Y14_N15; Fanout = 27; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.34 % ) " "Info: Total cell delay = 2.184 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.368 ns ( 60.66 % ) " "Info: Total interconnect delay = 3.368 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 481 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 481 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.840 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] cpu:inst1|saveRes:inst11|inst20~0 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~22 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.840 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} cpu:inst1|saveRes:inst11|inst20~0 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[12]~22 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg {} } { 0.000ns 0.584ns 0.379ns 0.632ns 0.602ns 1.628ns } { 0.000ns 0.228ns 0.053ns 0.272ns 0.228ns 0.234ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a23~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 134 " "Warning: Circuit may not operate. Detected 134 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] clk 1.382 ns " "Info: Found hold time violation between source  pin or register \"cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]\" and destination pin or register \"cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]\" for clock \"clk\" (Hold time is 1.382 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.072 ns + Largest " "Info: + Largest clock skew is 3.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.552 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.712 ns) 2.999 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X13_Y15_N27 2 " "Info: 2: + IC(1.433 ns) + CELL(0.712 ns) = 2.999 ns; Loc. = LCFF_X13_Y15_N27; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.000 ns) 4.288 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G0 39 " "Info: 3: + IC(1.289 ns) + CELL(0.000 ns) = 4.288 ns; Loc. = CLKCTRL_G0; Fanout = 39; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 5.552 ns cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X19_Y14_N17 2 " "Info: 4: + IC(0.646 ns) + CELL(0.618 ns) = 5.552 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.34 % ) " "Info: Total cell delay = 2.184 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.368 ns ( 60.66 % ) " "Info: Total interconnect delay = 3.368 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1044 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1044; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] 3 REG LCFF_X21_Y14_N3 3 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X21_Y14_N3; Fanout = 3; REG Node = 'cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.745 ns - Shortest register register " "Info: - Shortest register to register delay is 1.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LCFF_X21_Y14_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N3; Fanout = 3; REG Node = 'cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2 2 COMB LCCOMB_X21_Y14_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 2; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.272 ns) 0.856 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[12\]~18 3 COMB LCCOMB_X21_Y14_N6 15 " "Info: 3: + IC(0.251 ns) + CELL(0.272 ns) = 0.856 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[12\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[12]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.309 ns) 1.745 ns cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X19_Y14_N17 2 " "Info: 4: + IC(0.580 ns) + CELL(0.309 ns) = 1.745 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|addr:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[12]~18 cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.914 ns ( 52.38 % ) " "Info: Total cell delay = 0.914 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 47.62 % ) " "Info: Total interconnect delay = 0.831 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[12]~18 cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.745 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[12]~18 {} cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.251ns 0.580ns } { 0.000ns 0.333ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[12]~18 cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.745 ns" { cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[12] {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[12]~2 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[12]~18 {} cpu:inst1|ComRetr:inst3|addr:inst|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.251ns 0.580ns } { 0.000ns 0.333ns 0.272ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk addr\[12\] cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] 14.474 ns register " "Info: tco from clock \"clk\" to destination pin \"addr\[12\]\" through register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 14.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.552 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.712 ns) 2.999 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X13_Y15_N27 2 " "Info: 2: + IC(1.433 ns) + CELL(0.712 ns) = 2.999 ns; Loc. = LCFF_X13_Y15_N27; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.000 ns) 4.288 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G0 39 " "Info: 3: + IC(1.289 ns) + CELL(0.000 ns) = 4.288 ns; Loc. = CLKCTRL_G0; Fanout = 39; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 5.552 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X19_Y14_N15 27 " "Info: 4: + IC(0.646 ns) + CELL(0.618 ns) = 5.552 ns; Loc. = LCFF_X19_Y14_N15; Fanout = 27; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.34 % ) " "Info: Total cell delay = 2.184 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.368 ns ( 60.66 % ) " "Info: Total interconnect delay = 3.368 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.828 ns + Longest register pin " "Info: + Longest register to pin delay is 8.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X19_Y14_N15 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N15; Fanout = 27; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.228 ns) 0.812 ns cpu:inst1\|saveRes:inst11\|inst20~0 2 COMB LCCOMB_X19_Y14_N12 3 " "Info: 2: + IC(0.584 ns) + CELL(0.228 ns) = 0.812 ns; Loc. = LCCOMB_X19_Y14_N12; Fanout = 3; COMB Node = 'cpu:inst1\|saveRes:inst11\|inst20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] cpu:inst1|saveRes:inst11|inst20~0 } "NODE_NAME" } } { "saveRes.bdf" "" { Schematic "D:/SIFO/cursach/saveRes.bdf" { { 512 776 840 560 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.053 ns) 1.240 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15 3 COMB LCCOMB_X19_Y14_N10 41 " "Info: 3: + IC(0.375 ns) + CELL(0.053 ns) = 1.240 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 41; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { cpu:inst1|saveRes:inst11|inst20~0 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.468 ns) + CELL(2.120 ns) 8.828 ns addr\[12\] 4 PIN PIN_J5 0 " "Info: 4: + IC(5.468 ns) + CELL(2.120 ns) = 8.828 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'addr\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 addr[12] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 80 456 632 96 "addr\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.401 ns ( 27.20 % ) " "Info: Total cell delay = 2.401 ns ( 27.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.427 ns ( 72.80 % ) " "Info: Total interconnect delay = 6.427 ns ( 72.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.828 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] cpu:inst1|saveRes:inst11|inst20~0 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 addr[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.828 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} cpu:inst1|saveRes:inst11|inst20~0 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} addr[12] {} } { 0.000ns 0.584ns 0.375ns 5.468ns } { 0.000ns 0.228ns 0.053ns 2.120ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.433ns 1.289ns 0.646ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.828 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] cpu:inst1|saveRes:inst11|inst20~0 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 addr[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.828 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] {} cpu:inst1|saveRes:inst11|inst20~0 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} addr[12] {} } { 0.000ns 0.584ns 0.375ns 5.468ns } { 0.000ns 0.228ns 0.053ns 2.120ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 17:38:42 2017 " "Info: Processing ended: Sun May 14 17:38:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
