ila_0.vhd,vhdl,xil_defaultlib,../../../../Sinewave Gen.srcs/sources_1/ip/ila_0_1/sim/ila_0.vhd,incdir="../../../../SinewaveGen.srcs/sources_1/ip/ila_0_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
