$date
	Tue Sep 30 14:51:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_part1 $end
$var wire 8 ! Q [7:0] $end
$var parameter 32 " K $end
$var parameter 32 # N $end
$var reg 1 $ clock $end
$var reg 1 % reset_n $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var parameter 32 & k $end
$var parameter 32 ' n $end
$var reg 8 ( count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1010 &
b1000 #
b1010 "
$end
#0
$dumpvars
b0 (
0%
0$
b0 !
$end
#5000
1$
#10000
0$
#12000
1%
#15000
b1 !
b1 (
1$
#20000
0$
#25000
b10 !
b10 (
1$
#30000
0$
#35000
b11 !
b11 (
1$
#40000
0$
#45000
b100 !
b100 (
1$
#50000
0$
#55000
b101 !
b101 (
1$
#60000
0$
#65000
b110 !
b110 (
1$
#70000
0$
#75000
b111 !
b111 (
1$
#80000
0$
#85000
b1000 !
b1000 (
1$
#90000
0$
#95000
b1001 !
b1001 (
1$
#100000
0$
#105000
b0 !
b0 (
1$
#110000
0$
#115000
b1 !
b1 (
1$
#120000
0$
#125000
b10 !
b10 (
1$
#130000
0$
#135000
b11 !
b11 (
1$
#140000
0$
#145000
b100 !
b100 (
1$
#150000
0$
#155000
b101 !
b101 (
1$
#160000
0$
#165000
b110 !
b110 (
1$
#170000
0$
#175000
b111 !
b111 (
1$
#180000
0$
#185000
b1000 !
b1000 (
1$
#190000
0$
#195000
b1001 !
b1001 (
1$
#200000
0$
#205000
b0 !
b0 (
1$
#210000
0$
#212000
0%
#215000
1$
#220000
0$
#222000
1%
#225000
b1 !
b1 (
1$
#230000
0$
#235000
b10 !
b10 (
1$
#240000
0$
#245000
b11 !
b11 (
1$
#250000
0$
#255000
b100 !
b100 (
1$
#260000
0$
#265000
b101 !
b101 (
1$
#270000
0$
#275000
b110 !
b110 (
1$
#280000
0$
#285000
b111 !
b111 (
1$
#290000
0$
#295000
b1000 !
b1000 (
1$
#300000
0$
#305000
b1001 !
b1001 (
1$
#310000
0$
#315000
b0 !
b0 (
1$
#320000
0$
#322000
