
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118227                       # Number of seconds simulated
sim_ticks                                118226701229                       # Number of ticks simulated
final_tick                               1176085522542                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112344                       # Simulator instruction rate (inst/s)
host_op_rate                                   142044                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6023609                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912900                       # Number of bytes of host memory used
host_seconds                                 19627.22                       # Real time elapsed on the host
sim_insts                                  2205003164                       # Number of instructions simulated
sim_ops                                    2787937352                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       449536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               647040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       645760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            645760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1519                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5055                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5045                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5045                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3802322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1644569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5472875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5462049                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5462049                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5462049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3802322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1644569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               10934924                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141928814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23182206                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090702                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933892                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9363974                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669652                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438001                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87759                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104487188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128097262                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23182206                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107653                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27198930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271113                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4312376                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105189                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140303597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.112141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113104667     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782346      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366417      1.69%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381649      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264720      1.61%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125280      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778259      0.55%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979638      1.41%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13520621      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140303597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163337                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902546                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103323655                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5721406                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26850607                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109271                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298649                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731802                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6455                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154504373                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298649                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103837939                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3302459                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1273356                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26434881                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1156305                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153054537                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399460                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7263                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214144066                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713414638                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713414638                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45884841                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33753                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17731                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3794039                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190602                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311473                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1679994                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149179200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139221738                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107505                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25252684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57248892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140303597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82929372     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23715910     16.90%     76.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11951000      8.52%     84.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7813949      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900975      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706558      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3071565      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118243      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96025      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140303597                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976715     74.72%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157840     12.07%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172670     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114984344     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013287      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361544     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846541      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139221738                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980927                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1307225                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009390                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420161803                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174466296                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135107110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140528963                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203557                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2978473                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1312                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161627                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298649                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2656808                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       245772                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149212952                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1170020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190602                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903297                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17730                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        195573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237238                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136846965                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111891                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374773                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956925                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293046                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7845034                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.964194                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135114050                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135107110                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538244                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221201937                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.951936                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368615                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26798060                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959038                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136004948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.900128                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714918                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86910786     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22498935     16.54%     80.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809245      7.95%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817598      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765902      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537460      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561253      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096881      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006888      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136004948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006888                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282218036                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302738882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1625217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.419288                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.419288                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704579                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704579                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618410627                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186428624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145874190                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141928814                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23911335                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19393096                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2041821                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9795343                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9201674                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2572778                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94768                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104465003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130751219                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23911335                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11774452                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28775223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6645586                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2579502                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12202930                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1604217                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140397434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111622211     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2025887      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3709691      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3363081      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2140217      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1754881      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1018161      0.73%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1060072      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13703233      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140397434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168474                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.921245                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103406644                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3962598                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28405036                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47724                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4575426                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4133599                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2284                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158215486                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        17727                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4575426                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104240333                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1069886                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1712817                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27600021                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1198945                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156447658                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        225307                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518980                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    221314557                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728503709                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728503709                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175225343                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46089209                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34507                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17254                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4314213                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14825871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7358740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83736                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1645785                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153484687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142640909                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160332                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26886703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59005851                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    140397434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015979                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80646185     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24591956     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12934269      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7471169      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8270935      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3066988      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2728013      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       523202      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       164717      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140397434                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571150     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117254     14.14%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140725     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120119989     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018674      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17253      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13163956      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7321037      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142640909                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.005017                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             829129                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426668713                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180406111                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139507434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143470038                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275316                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3402825                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       122273                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4575426                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         695731                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105228                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153519195                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14825871                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7358740                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17254                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1140856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1140584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2281440                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140285342                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12643650                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2355567                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19964336                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19963367                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7320686                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.988420                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139635636                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139507434                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81408233                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228618282                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.982939                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102050937                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125654656                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27864924                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2065422                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135822008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.925142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694861                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84132025     61.94%     61.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23944359     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11897938      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4045859      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4980887      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1745980      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1229462      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1017360      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2828138      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135822008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102050937                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125654656                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18659513                       # Number of memory references committed
system.switch_cpus1.commit.loads             11423046                       # Number of loads committed
system.switch_cpus1.commit.membars              17254                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18136886                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113205207                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2591620                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2828138                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286513450                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311614768                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1531380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102050937                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125654656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102050937                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.390764                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.390764                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.719029                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.719029                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631661681                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195287825                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147430554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34508                       # number of misc regfile writes
system.l2.replacements                           5055                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1667730                       # Total number of references to valid blocks.
system.l2.sampled_refs                         136127                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.251280                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         86092.911072                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.414709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1828.205614                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.996662                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    783.437992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            154.197250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21821.043084                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   193                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20175.793618                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.656837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000072                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013948                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001176                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.166481                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001472                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.153929                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        93034                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38215                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  131249                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55513                       # number of Writeback hits
system.l2.Writeback_hits::total                 55513                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        93034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38215                       # number of demand (read+write) hits
system.l2.demand_hits::total                   131249                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        93034                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38215                       # number of overall hits
system.l2.overall_hits::total                  131249                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1519                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5055                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1519                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5055                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3512                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1519                       # number of overall misses
system.l2.overall_misses::total                  5055                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1787594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    701436420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2494045                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    310663382                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1016381441                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1787594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    701436420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2494045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    310663382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1016381441                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1787594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    701436420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2494045                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    310663382                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1016381441                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              136304                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55513                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55513                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39734                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136304                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39734                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136304                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.036376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.038229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.037086                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.036376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.038229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037086                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.036376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.038229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037086                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 178759.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 199725.632118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 178146.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204518.355497                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201064.577844                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 178759.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 199725.632118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 178146.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204518.355497                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201064.577844                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 178759.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 199725.632118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 178146.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204518.355497                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201064.577844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5045                       # number of writebacks
system.l2.writebacks::total                      5045                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5055                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5055                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5055                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1204697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    496760076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1677525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    222229800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    721872098                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1204697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    496760076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1677525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    222229800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    721872098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1204697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    496760076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1677525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    222229800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    721872098                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.038229                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.037086                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.036376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.038229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.036376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.038229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037086                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120469.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 141446.490888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119823.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146300.065833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142803.580218                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 120469.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 141446.490888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 119823.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146300.065833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142803.580218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 120469.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 141446.490888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 119823.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146300.065833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142803.580218                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.414704                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112840                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.163636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.414704                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015088                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880472                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105179                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105179                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105179                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105179                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105179                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105179                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1975594                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1975594                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1975594                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1975594                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1975594                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1975594                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105189                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197559.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197559.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197559.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197559.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197559.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197559.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1870794                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1870794                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1870794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1870794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1870794                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1870794                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 187079.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 187079.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 187079.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 187079.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 187079.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 187079.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96546                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229745                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96802                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1975.473079                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494691                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505309                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965197                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965197                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17289                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17289                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674612                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674612                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674612                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674612                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398578                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398688                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398688                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398688                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398688                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33003715977                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33003715977                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12274843                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12274843                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33015990820                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33015990820                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33015990820                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33015990820                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073300                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073300                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073300                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073300                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035074                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035074                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020903                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020903                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020903                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020903                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82803.656943                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82803.656943                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111589.481818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111589.481818                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82811.599095                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82811.599095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82811.599095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82811.599095                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43281                       # number of writebacks
system.cpu0.dcache.writebacks::total            43281                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302032                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302032                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302142                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302142                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302142                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302142                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96546                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96546                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96546                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96546                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6965800394                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6965800394                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6965800394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6965800394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6965800394                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6965800394                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005062                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005062                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005062                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005062                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72150.067263                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72150.067263                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 72150.067263                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72150.067263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 72150.067263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72150.067263                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996655                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015162787                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192576.213823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996655                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12202913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12202913                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12202913                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12202913                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12202913                       # number of overall hits
system.cpu1.icache.overall_hits::total       12202913                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3308396                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3308396                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3308396                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3308396                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3308396                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3308396                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12202930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12202930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12202930                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12202930                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12202930                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12202930                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 194611.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 194611.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 194611.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 194611.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 194611.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 194611.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2626006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2626006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2626006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2626006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2626006                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2626006                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187571.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187571.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187571.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187571.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187571.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187571.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39734                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168846680                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39990                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4222.222556                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.861632                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.138368                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905709                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094291                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9509882                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9509882                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7202526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7202526                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17254                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16712408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16712408                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16712408                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16712408                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120190                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120190                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120190                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120190                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120190                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10839710766                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10839710766                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10839710766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10839710766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10839710766                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10839710766                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9630072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9630072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7202526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7202526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16832598                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16832598                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16832598                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16832598                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012481                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 90188.125185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90188.125185                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90188.125185                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90188.125185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90188.125185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90188.125185                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12232                       # number of writebacks
system.cpu1.dcache.writebacks::total            12232                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80456                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80456                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80456                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39734                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39734                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39734                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2823410438                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2823410438                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2823410438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2823410438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2823410438                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2823410438                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71057.795289                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71057.795289                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71057.795289                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71057.795289                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71057.795289                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71057.795289                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
