INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:15:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/out_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.690ns period=5.380ns})
  Destination:            buffer10/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.690ns period=5.380ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.380ns  (clk rise@5.380ns - clk rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.231ns (23.150%)  route 4.086ns (76.850%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.863 - 5.380 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1382, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X3Y70          FDRE                                         r  mem_controller4/read_arbiter/data/out_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/out_reg_reg[0][7]/Q
                         net (fo=2, routed)           0.417     1.141    mem_controller4/read_arbiter/data/out_reg_reg[0]_0[7]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.043     1.184 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[7]_INST_0_i_1/O
                         net (fo=17, routed)          0.188     1.371    buffer0/fifo/load0_dataOut[7]
    SLICE_X1Y72          LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  buffer0/fifo/Memory[0][7]_i_1/O
                         net (fo=5, routed)           0.247     1.661    buffer65/fifo/D[7]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.043     1.704 r  buffer65/fifo/dataReg[7]_i_1__1/O
                         net (fo=2, routed)           0.092     1.796    init12/control/D[7]
    SLICE_X1Y74          LUT3 (Prop_lut3_I0_O)        0.043     1.839 r  init12/control/Memory[0][7]_i_1__0/O
                         net (fo=4, routed)           0.174     2.013    buffer66/fifo/init12_outs[7]
    SLICE_X2Y74          LUT5 (Prop_lut5_I1_O)        0.043     2.056 r  buffer66/fifo/Memory[0][7]_i_1__1/O
                         net (fo=4, routed)           0.469     2.525    cmpi4/init13_outs[7]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.043     2.568 r  cmpi4/i___2_i_29/O
                         net (fo=1, routed)           0.480     3.048    cmpi4/i___2_i_29_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I4_O)        0.043     3.091 r  cmpi4/i___2_i_21/O
                         net (fo=1, routed)           0.000     3.091    cmpi4/i___2_i_21_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     3.268 r  cmpi4/i___2_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.268    cmpi4/i___2_i_13_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.318 r  cmpi4/i___2_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.318    cmpi4/i___2_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.425 f  cmpi4/i___2_i_5/CO[2]
                         net (fo=9, routed)           0.229     3.654    buffer55/fifo/result[0]
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.122     3.776 f  buffer55/fifo/i___2_i_6/O
                         net (fo=6, routed)           0.242     4.019    buffer35/fifo/buffer55_outs
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.043     4.062 f  buffer35/fifo/i___2_i_1/O
                         net (fo=8, routed)           0.310     4.372    fork10/control/generateBlocks[1].regblock/buffer55_outs_ready
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.043     4.415 r  fork10/control/generateBlocks[1].regblock/transmitValue_i_6__8/O
                         net (fo=5, routed)           0.216     4.631    fork10/control/generateBlocks[4].regblock/transmitValue_reg_7
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.043     4.674 r  fork10/control/generateBlocks[4].regblock/transmitValue_i_2__20/O
                         net (fo=5, routed)           0.256     4.930    buffer35/fifo/anyBlockStop
    SLICE_X11Y80         LUT6 (Prop_lut6_I4_O)        0.043     4.973 r  buffer35/fifo/fullReg_i_8/O
                         net (fo=1, routed)           0.181     5.155    fork6/control/generateBlocks[14].regblock/transmitValue_reg_3
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.043     5.198 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__9/O
                         net (fo=25, routed)          0.311     5.509    buffer8/control/cmpi0_result_ready
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.043     5.552 r  buffer8/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.274     5.825    buffer10/E[0]
    SLICE_X11Y86         FDRE                                         r  buffer10/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.380     5.380 r  
                                                      0.000     5.380 r  clk (IN)
                         net (fo=1382, unset)         0.483     5.863    buffer10/clk
    SLICE_X11Y86         FDRE                                         r  buffer10/dataReg_reg[10]/C
                         clock pessimism              0.000     5.863    
                         clock uncertainty           -0.035     5.827    
    SLICE_X11Y86         FDRE (Setup_fdre_C_CE)      -0.194     5.633    buffer10/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.633    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 -0.192    




