

================================================================
== Vitis HLS Report for 'Block_entry4_proc'
================================================================
* Date:           Mon Aug 29 12:25:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.301 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.625 ns|  5.625 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln100_fu_129_p2  |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2       |        or|   0|  0|   2|           1|           1|
    |ColorMode_vcr_din     |    select|   0|  0|   8|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          11|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ColorMode_vcr_blk_n        |   9|          2|    1|          2|
    |HwReg_ColorMode_blk_n      |   9|          2|    1|          2|
    |HwReg_HeightIn_c12_blk_n   |   9|          2|    1|          2|
    |HwReg_HeightOut_c15_blk_n  |   9|          2|    1|          2|
    |HwReg_LineRate_blk_n       |   9|          2|    1|          2|
    |HwReg_Width_c14_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  86|         19|    9|         19|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  4|   0|    4|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ColorMode                           |   in|    8|     ap_none|            ColorMode|       pointer|
|HwReg_ColorMode_din                 |  out|    8|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_num_data_valid      |   in|    2|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_fifo_cap            |   in|    2|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_full_n              |   in|    1|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_write               |  out|    1|     ap_fifo|      HwReg_ColorMode|       pointer|
|HeightIn                            |   in|   16|     ap_none|             HeightIn|       pointer|
|HeightOut                           |   in|   16|     ap_none|            HeightOut|       pointer|
|LineRate                            |   in|   32|     ap_none|             LineRate|       pointer|
|HwReg_LineRate_din                  |  out|   32|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_num_data_valid       |   in|    2|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_fifo_cap             |   in|    2|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_full_n               |   in|    1|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_write                |  out|    1|     ap_fifo|       HwReg_LineRate|       pointer|
|Width                               |   in|   16|     ap_none|                Width|       pointer|
|ColorMode_vcr_din                   |  out|    8|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_num_data_valid        |   in|    2|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_fifo_cap              |   in|    2|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_full_n                |   in|    1|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_write                 |  out|    1|     ap_fifo|        ColorMode_vcr|       pointer|
|HwReg_HeightIn_c12_din              |  out|   11|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_num_data_valid   |   in|    2|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_fifo_cap         |   in|    2|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_full_n           |   in|    1|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_write            |  out|    1|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_Width_c14_din                 |  out|   11|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_num_data_valid      |   in|    2|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_fifo_cap            |   in|    2|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_full_n              |   in|    1|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_write               |  out|    1|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_HeightOut_c15_din             |  out|   11|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_num_data_valid  |   in|    2|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_fifo_cap        |   in|    2|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_full_n          |   in|    1|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_write           |  out|    1|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

