{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 19:22:22 2021 " "Info: Processing started: Wed Apr 21 19:22:22 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(91) " "Warning: (10273) Verilog HDL warning at alu.v(91): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 91 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(234) " "Warning: (10273) Verilog HDL warning at alu.v(234): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 234 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 2 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "summa alu.v(32) " "Info: (10035) Verilog HDL or VHDL information at alu.v(32): object \"summa\" declared but not used" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 32 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(152) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(152): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 152 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(155) " "Warning: Verilog HDL assignment warning at alu.v(155): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 155 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(157) " "Warning: Verilog HDL assignment warning at alu.v(157): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 157 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(159) " "Warning: Verilog HDL assignment warning at alu.v(159): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 159 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(160) " "Warning: Verilog HDL assignment warning at alu.v(160): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 160 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(163) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(163): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 163 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(51) " "Warning: Verilog HDL assignment warning at alu.v(51): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 51 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(166) " "Warning: Verilog HDL assignment warning at alu.v(166): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 166 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(168) " "Warning: Verilog HDL assignment warning at alu.v(168): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 168 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(170) " "Warning: Verilog HDL assignment warning at alu.v(170): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 170 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(171) " "Warning: Verilog HDL assignment warning at alu.v(171): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 171 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(174) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(174): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 174 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(177) " "Warning: Verilog HDL assignment warning at alu.v(177): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 177 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(179) " "Warning: Verilog HDL assignment warning at alu.v(179): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 179 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(181) " "Warning: Verilog HDL assignment warning at alu.v(181): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 181 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(182) " "Warning: Verilog HDL assignment warning at alu.v(182): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 182 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(185) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(185): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 185 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(188) " "Warning: Verilog HDL assignment warning at alu.v(188): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 188 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(190) " "Warning: Verilog HDL assignment warning at alu.v(190): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 190 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(192) " "Warning: Verilog HDL assignment warning at alu.v(192): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 192 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(194) " "Warning: Verilog HDL assignment warning at alu.v(194): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 194 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(196) " "Warning: Verilog HDL assignment warning at alu.v(196): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 196 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(197) " "Warning: Verilog HDL assignment warning at alu.v(197): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 197 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(200) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(200): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 200 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(202) " "Warning: Verilog HDL assignment warning at alu.v(202): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 202 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(91) " "Warning: Verilog HDL assignment warning at alu.v(91): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 91 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(204) " "Warning: Verilog HDL assignment warning at alu.v(204): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 204 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(206) " "Warning: Verilog HDL assignment warning at alu.v(206): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 206 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(208) " "Warning: Verilog HDL assignment warning at alu.v(208): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 208 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(211) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(211): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 211 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(113) " "Warning: Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 113 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(214) " "Warning: Verilog HDL assignment warning at alu.v(214): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 214 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(215) " "Warning: Verilog HDL assignment warning at alu.v(215): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 215 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(216) " "Warning: Verilog HDL assignment warning at alu.v(216): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 216 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(219) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(219): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 219 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(128) " "Warning: Verilog HDL assignment warning at alu.v(128): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 128 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(222) " "Warning: Verilog HDL assignment warning at alu.v(222): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 222 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(223) " "Warning: Verilog HDL assignment warning at alu.v(223): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 223 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(224) " "Warning: Verilog HDL assignment warning at alu.v(224): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 224 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(227) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(227): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 227 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(144) " "Warning: Verilog HDL assignment warning at alu.v(144): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 144 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(230) " "Warning: Verilog HDL assignment warning at alu.v(230): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 230 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(231) " "Warning: Verilog HDL assignment warning at alu.v(231): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 231 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(232) " "Warning: Verilog HDL assignment warning at alu.v(232): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 232 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(234) " "Warning: Verilog HDL assignment warning at alu.v(234): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "V:/lab_3/alu/alu.v" 234 0 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[7\] data_in GND " "Warning: Reduced register \"Divide.Divide\[7\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[6\] data_in GND " "Warning: Reduced register \"Divide.Divide\[6\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[5\] data_in GND " "Warning: Reduced register \"Divide.Divide\[5\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[4\] data_in GND " "Warning: Reduced register \"Divide.Divide\[4\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_divide.tdf" 116 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_imf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_imf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_imf " "Info: Found entity 1: lpm_divide_imf" {  } { { "db/lpm_divide_imf.tdf" "" { Text "V:/lab_3/alu/db/lpm_divide_imf.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ihg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ihg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ihg " "Info: Found entity 1: sign_div_unsign_ihg" {  } { { "db/sign_div_unsign_ihg.tdf" "" { Text "V:/lab_3/alu/db/sign_div_unsign_ihg.tdf" 26 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bmd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_bmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bmd " "Info: Found entity 1: alt_u_div_bmd" {  } { { "db/alt_u_div_bmd.tdf" "" { Text "V:/lab_3/alu/db/alt_u_div_bmd.tdf" 30 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mf8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mf8 " "Info: Found entity 1: add_sub_mf8" {  } { { "db/add_sub_mf8.tdf" "" { Text "V:/lab_3/alu/db/add_sub_mf8.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nf8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nf8 " "Info: Found entity 1: add_sub_nf8" {  } { { "db/add_sub_nf8.tdf" "" { Text "V:/lab_3/alu/db/add_sub_nf8.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_of8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_of8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_of8 " "Info: Found entity 1: add_sub_of8" {  } { { "db/add_sub_of8.tdf" "" { Text "V:/lab_3/alu/db/add_sub_of8.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pf8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pf8 " "Info: Found entity 1: add_sub_pf8" {  } { { "db/add_sub_pf8.tdf" "" { Text "V:/lab_3/alu/db/add_sub_pf8.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ob8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ob8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ob8 " "Info: Found entity 1: add_sub_ob8" {  } { { "db/add_sub_ob8.tdf" "" { Text "V:/lab_3/alu/db/add_sub_ob8.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_mult.tdf" 274 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/multcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/multcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 multcore " "Info: Found entity 1: multcore" {  } { { "multcore.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/multcore.tdf" 175 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/mpar_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/mpar_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpar_add " "Info: Found entity 1: mpar_add" {  } { { "mpar_add.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/mpar_add.tdf" 60 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "158 " "Info: Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "135 " "Info: Implemented 135 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 19:22:28 2021 " "Info: Processing ended: Wed Apr 21 19:22:28 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0}  } {  } 0}
