.TH "RCC_APB2_Peripheral_Clock_Enable_Disable_Status" 3 "Mon May 24 2021" "gdmx-display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_APB2_Peripheral_Clock_Enable_Disable_Status \- APB2 Peripheral Clock Enable Disable Status
.PP
 \- Get the enable or disable status of the APB2 peripheral clock\&.  

.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__HAL_RCC_AFIO_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_AFIOEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_AFIO_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_AFIOEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOA_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPAEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOA_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPAEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOB_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPBEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOB_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPBEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOC_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPCEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOC_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPCEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOD_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPDEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GPIOD_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_IOPDEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_ADC1_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_ADC1EN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_ADC1_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_ADC1EN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM1_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_TIM1EN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM1_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_TIM1EN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SPI1_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_SPI1EN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SPI1_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_SPI1EN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART1_IS_CLK_ENABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_USART1EN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART1_IS_CLK_DISABLED\fP()   ((RCC\->APB2ENR & (\fBRCC_APB2ENR_USART1EN\fP)) == RESET)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Get the enable or disable status of the APB2 peripheral clock\&. 


.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for gdmx-display from the source code\&.
