# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" \
"../../../../../../../project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" \
"../../../../lab11.srcs/sim_1/new/riscV_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
