strict digraph "" {
	node [label="\N"];
	"10:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6dcdbecd0>",
		fillcolor=springgreen,
		label="10:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff6dc695a90>",
		fillcolor=turquoise,
		label="11:BL
q <= (t)? ~q : q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6dc695850>]",
		style=filled,
		typ=Block];
	"10:IF" -> "11:BL"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=10];
	"10:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6dc695590>",
		fillcolor=firebrick,
		label="10:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6dc695590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"10:IF" -> "10:NS"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=10];
	"Leaf_9:AL"	 [def_var="['q']",
		label="Leaf_9:AL"];
	"11:BL" -> "Leaf_9:AL"	 [cond="[]",
		lineno=None];
	"10:NS" -> "Leaf_9:AL"	 [cond="[]",
		lineno=None];
	"9:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff6dc695bd0>",
		fillcolor=turquoise,
		label="9:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"9:BL" -> "10:IF"	 [cond="[]",
		lineno=None];
	"9:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff6dc695c10>",
		clk_sens=False,
		fillcolor=gold,
		label="9:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'rst_n', 't']"];
	"9:AL" -> "9:BL"	 [cond="[]",
		lineno=None];
}
