# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_929b_eth_buf_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_axi4_lite_ipif_top.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_929b_c_shift_ram_0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_929b_c_counter_binary_0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_ethernet_0_dma_0/sim/design_1_axi_ethernet_0_dma_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/sim/design_1_rst_mig_7series_0_100M_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_gpio_switch_0/sim/design_1_gpio_switch_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_gpio_btnd_0/sim/design_1_gpio_btnd_0.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_gpio_btnd_1/sim/design_1_gpio_btnd_1.vhd" \
"../../../../tut5.ip_user_files/bd/design_1/ip/design_1_gpio_btnd_2/sim/design_1_gpio_btnd_2.vhd" \

# Do not sort compile order
nosort
