****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Tue Nov 19 19:01:43 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           1.778e-05 8.888e-08 4.593e-04 4.772e-04 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 8.888e-08   ( 0.02%)
  Cell Internal Power  = 1.778e-05   ( 3.73%)
  Cell Leakage Power   = 4.593e-04   (96.26%)
                         ---------
Total Power            = 4.772e-04  (100.00%)

1
