<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CEX++: CpuDetect Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CEX++
   &#160;<span id="projectnumber">1.0.0.8f</span>
   </div>
   <div id="projectbrief">The CEX Cryptographic Library in C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="class_cpu_detect-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">CpuDetect Class Reference<div class="ingroups"><a class="el" href="group___c_e_x.html">CEX</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Detects Cpu features and capabilities  
 <a href="class_cpu_detect.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_cpu_detect_8h_source.html">CpuDetect.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:adc87d69254a678cf109f8575bea5aaa8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#adc87d69254a678cf109f8575bea5aaa8">CpuVendors</a> : uint </td></tr>
<tr class="memdesc:adc87d69254a678cf109f8575bea5aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration of cpu vendors  <a href="class_cpu_detect.html#adc87d69254a678cf109f8575bea5aaa8">More...</a><br /></td></tr>
<tr class="separator:adc87d69254a678cf109f8575bea5aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf2a2e76a1538bf5a19115e761414f3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a2cf2a2e76a1538bf5a19115e761414f3">CacheAssociations</a> : uint </td></tr>
<tr class="memdesc:a2cf2a2e76a1538bf5a19115e761414f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The L2 cache associativity setting  <a href="class_cpu_detect.html#a2cf2a2e76a1538bf5a19115e761414f3">More...</a><br /></td></tr>
<tr class="separator:a2cf2a2e76a1538bf5a19115e761414f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab03acc5fb90efef4ca296eccc7e61872"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ab03acc5fb90efef4ca296eccc7e61872">CpuDetect</a> (const <a class="el" href="class_cpu_detect.html">CpuDetect</a> &amp;)=delete</td></tr>
<tr class="memdesc:ab03acc5fb90efef4ca296eccc7e61872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy constructor: copy is restricted, this function has been deleted  <a href="class_cpu_detect.html#ab03acc5fb90efef4ca296eccc7e61872">More...</a><br /></td></tr>
<tr class="separator:ab03acc5fb90efef4ca296eccc7e61872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e669515cdd40e7c13d371541d4a95f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_cpu_detect.html">CpuDetect</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a06e669515cdd40e7c13d371541d4a95f">operator=</a> (const <a class="el" href="class_cpu_detect.html">CpuDetect</a> &amp;)=delete</td></tr>
<tr class="memdesc:a06e669515cdd40e7c13d371541d4a95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy operator: copy is restricted, this function has been deleted  <a href="class_cpu_detect.html#a06e669515cdd40e7c13d371541d4a95f">More...</a><br /></td></tr>
<tr class="separator:a06e669515cdd40e7c13d371541d4a95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af026c3df2d470ddcc245a1949b2f6256"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#af026c3df2d470ddcc245a1949b2f6256">CpuDetect</a> ()</td></tr>
<tr class="memdesc:af026c3df2d470ddcc245a1949b2f6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialization Detects Cpu features  <a href="class_cpu_detect.html#af026c3df2d470ddcc245a1949b2f6256">More...</a><br /></td></tr>
<tr class="separator:af026c3df2d470ddcc245a1949b2f6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada66bf709d7a2a9331704d0bf8b5d300"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ada66bf709d7a2a9331704d0bf8b5d300">~CpuDetect</a> ()</td></tr>
<tr class="memdesc:ada66bf709d7a2a9331704d0bf8b5d300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finalize this class and clear resources  <a href="class_cpu_detect.html#ada66bf709d7a2a9331704d0bf8b5d300">More...</a><br /></td></tr>
<tr class="separator:ada66bf709d7a2a9331704d0bf8b5d300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84288d4b4e74fe16515731ecb2839e7"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ac84288d4b4e74fe16515731ecb2839e7">ABM</a> ()</td></tr>
<tr class="memdesc:ac84288d4b4e74fe16515731ecb2839e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Bit Manipulation  <a href="class_cpu_detect.html#ac84288d4b4e74fe16515731ecb2839e7">More...</a><br /></td></tr>
<tr class="separator:ac84288d4b4e74fe16515731ecb2839e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb01a06154e885d1356ffe3364d1adbc"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#afb01a06154e885d1356ffe3364d1adbc">ADS</a> ()</td></tr>
<tr class="memdesc:afb01a06154e885d1356ffe3364d1adbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Add-Carry Instruction Extensions  <a href="class_cpu_detect.html#afb01a06154e885d1356ffe3364d1adbc">More...</a><br /></td></tr>
<tr class="separator:afb01a06154e885d1356ffe3364d1adbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e2c4474a7ec4f8f8ef6fca2ab040d7"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a81e2c4474a7ec4f8f8ef6fca2ab040d7">AESNI</a> ()</td></tr>
<tr class="memdesc:a81e2c4474a7ec4f8f8ef6fca2ab040d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the AES-NI feature set is detected  <a href="class_cpu_detect.html#a81e2c4474a7ec4f8f8ef6fca2ab040d7">More...</a><br /></td></tr>
<tr class="separator:a81e2c4474a7ec4f8f8ef6fca2ab040d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a20874af163582076a867de4e59a26c"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a7a20874af163582076a867de4e59a26c">AVX</a> ()</td></tr>
<tr class="memdesc:a7a20874af163582076a867de4e59a26c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the Advanced Vector Extensions feature set is detected  <a href="class_cpu_detect.html#a7a20874af163582076a867de4e59a26c">More...</a><br /></td></tr>
<tr class="separator:a7a20874af163582076a867de4e59a26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198f970e617e4c20e77c6e1b7a7a7f5"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ad198f970e617e4c20e77c6e1b7a7a7f5">AVX2</a> ()</td></tr>
<tr class="memdesc:ad198f970e617e4c20e77c6e1b7a7a7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the Advanced Vector Extensions 2 feature set is detected  <a href="class_cpu_detect.html#ad198f970e617e4c20e77c6e1b7a7a7f5">More...</a><br /></td></tr>
<tr class="separator:ad198f970e617e4c20e77c6e1b7a7a7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3346fa92603452d25ba2540b849dc39"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#aa3346fa92603452d25ba2540b849dc39">AVX512F</a> ()</td></tr>
<tr class="memdesc:aa3346fa92603452d25ba2540b849dc39"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512 Foundation detected  <a href="class_cpu_detect.html#aa3346fa92603452d25ba2540b849dc39">More...</a><br /></td></tr>
<tr class="separator:aa3346fa92603452d25ba2540b849dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9866b27cc1820ea7fb40c64f884049b"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#af9866b27cc1820ea7fb40c64f884049b">BMT2</a> ()</td></tr>
<tr class="memdesc:af9866b27cc1820ea7fb40c64f884049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2  <a href="class_cpu_detect.html#af9866b27cc1820ea7fb40c64f884049b">More...</a><br /></td></tr>
<tr class="separator:af9866b27cc1820ea7fb40c64f884049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41e4092f4c349a13bb882e5b218b005"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ad41e4092f4c349a13bb882e5b218b005">BusRefFrequency</a> ()</td></tr>
<tr class="memdesc:ad41e4092f4c349a13bb882e5b218b005"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bus reference frequency (newer Intel only)  <a href="class_cpu_detect.html#ad41e4092f4c349a13bb882e5b218b005">More...</a><br /></td></tr>
<tr class="separator:ad41e4092f4c349a13bb882e5b218b005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0377b678b921f2723868bfe34276b88d"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a0377b678b921f2723868bfe34276b88d">CMUL</a> ()</td></tr>
<tr class="memdesc:a0377b678b921f2723868bfe34276b88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel CMUL available  <a href="class_cpu_detect.html#a0377b678b921f2723868bfe34276b88d">More...</a><br /></td></tr>
<tr class="separator:a0377b678b921f2723868bfe34276b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2561da7430365e25144507c839af6fcb"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a2561da7430365e25144507c839af6fcb">FMA4</a> ()</td></tr>
<tr class="memdesc:a2561da7430365e25144507c839af6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD FMA 4 instructions available  <a href="class_cpu_detect.html#a2561da7430365e25144507c839af6fcb">More...</a><br /></td></tr>
<tr class="separator:a2561da7430365e25144507c839af6fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34eee509b9d54210e7adbc5b64aca5d"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#af34eee509b9d54210e7adbc5b64aca5d">FrequencyBase</a> ()</td></tr>
<tr class="memdesc:af34eee509b9d54210e7adbc5b64aca5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The processor base frequency (newer Intel only)  <a href="class_cpu_detect.html#af34eee509b9d54210e7adbc5b64aca5d">More...</a><br /></td></tr>
<tr class="separator:af34eee509b9d54210e7adbc5b64aca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245408db9f6884713bd682107193b34a"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a245408db9f6884713bd682107193b34a">FrequencyMax</a> ()</td></tr>
<tr class="memdesc:a245408db9f6884713bd682107193b34a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The processor maximum frequency (newer Intel only)  <a href="class_cpu_detect.html#a245408db9f6884713bd682107193b34a">More...</a><br /></td></tr>
<tr class="separator:a245408db9f6884713bd682107193b34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323052c39ee2dda4ce51219053f28e93"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a323052c39ee2dda4ce51219053f28e93">HyperThread</a> ()</td></tr>
<tr class="memdesc:a323052c39ee2dda4ce51219053f28e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware supports hyper-threading  <a href="class_cpu_detect.html#a323052c39ee2dda4ce51219053f28e93">More...</a><br /></td></tr>
<tr class="separator:a323052c39ee2dda4ce51219053f28e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb34bf2edfc1ef675f3200269b242d3d"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#abb34bf2edfc1ef675f3200269b242d3d">IsX86Emulation</a> ()</td></tr>
<tr class="memdesc:abb34bf2edfc1ef675f3200269b242d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cpu is x64 emulating an x86 architecture  <a href="class_cpu_detect.html#abb34bf2edfc1ef675f3200269b242d3d">More...</a><br /></td></tr>
<tr class="separator:abb34bf2edfc1ef675f3200269b242d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ffa21f829625e843315a35079fdfb0"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a17ffa21f829625e843315a35079fdfb0">IsX64</a> ()</td></tr>
<tr class="memdesc:a17ffa21f829625e843315a35079fdfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cpu is x64  <a href="class_cpu_detect.html#a17ffa21f829625e843315a35079fdfb0">More...</a><br /></td></tr>
<tr class="separator:a17ffa21f829625e843315a35079fdfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460bafae92c00f3501e38c0c9546b466"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a460bafae92c00f3501e38c0c9546b466">L1CacheSize</a> ()</td></tr>
<tr class="memdesc:a460bafae92c00f3501e38c0c9546b466"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total L1 data/instruction cache size in bytes for each physical processor core, defaults to 32kib  <a href="class_cpu_detect.html#a460bafae92c00f3501e38c0c9546b466">More...</a><br /></td></tr>
<tr class="separator:a460bafae92c00f3501e38c0c9546b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb88a0eac8e93bc1106a1a164dce7c51"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#aeb88a0eac8e93bc1106a1a164dce7c51">L1CacheLineSize</a> ()</td></tr>
<tr class="memdesc:aeb88a0eac8e93bc1106a1a164dce7c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total L1 data/instruction cache line size in bytes for each physical processor core, defaults to 64 bytes  <a href="class_cpu_detect.html#aeb88a0eac8e93bc1106a1a164dce7c51">More...</a><br /></td></tr>
<tr class="separator:aeb88a0eac8e93bc1106a1a164dce7c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85198ce6ed704d5456a9c8a98cb527d"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ae85198ce6ed704d5456a9c8a98cb527d">L1CacheTotal</a> ()</td></tr>
<tr class="memdesc:ae85198ce6ed704d5456a9c8a98cb527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total L1 data/instruction cache size in bytes for all processor cores, defaults to 256kib  <a href="class_cpu_detect.html#ae85198ce6ed704d5456a9c8a98cb527d">More...</a><br /></td></tr>
<tr class="separator:ae85198ce6ed704d5456a9c8a98cb527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87710891ec2e0b50fd5953d76230c354"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a87710891ec2e0b50fd5953d76230c354">L1DataCacheTotal</a> ()</td></tr>
<tr class="memdesc:a87710891ec2e0b50fd5953d76230c354"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total L1 data cache size in bytes for all processor cores, defaults to 256kib  <a href="class_cpu_detect.html#a87710891ec2e0b50fd5953d76230c354">More...</a><br /></td></tr>
<tr class="separator:a87710891ec2e0b50fd5953d76230c354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e45f5947541de77429462fbea2f000"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a22e45f5947541de77429462fbea2f000">L2CacheSize</a> ()</td></tr>
<tr class="memdesc:a22e45f5947541de77429462fbea2f000"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total L2 cache size in bytes for each physical processor core, defaults to 128kib  <a href="class_cpu_detect.html#a22e45f5947541de77429462fbea2f000">More...</a><br /></td></tr>
<tr class="separator:a22e45f5947541de77429462fbea2f000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0172e3dace9c64384bd9a8e279c05fe"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ab0172e3dace9c64384bd9a8e279c05fe">L2CacheTotal</a> ()</td></tr>
<tr class="memdesc:ab0172e3dace9c64384bd9a8e279c05fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total L2 cache size in bytes for all processor cores, defaults to 256kib  <a href="class_cpu_detect.html#ab0172e3dace9c64384bd9a8e279c05fe">More...</a><br /></td></tr>
<tr class="separator:ab0172e3dace9c64384bd9a8e279c05fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f2c0c2c90cb05f82baaa86ce3a6bd8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="class_cpu_detect.html#a2cf2a2e76a1538bf5a19115e761414f3">CacheAssociations</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ac3f2c0c2c90cb05f82baaa86ce3a6bd8">L2Associative</a> ()</td></tr>
<tr class="memdesc:ac3f2c0c2c90cb05f82baaa86ce3a6bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the L2 cache associativity  <a href="class_cpu_detect.html#ac3f2c0c2c90cb05f82baaa86ce3a6bd8">More...</a><br /></td></tr>
<tr class="separator:ac3f2c0c2c90cb05f82baaa86ce3a6bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a5cfe9b48c2b5a87d92119893417ad"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ad0a5cfe9b48c2b5a87d92119893417ad">LogicalPerCore</a> ()</td></tr>
<tr class="memdesc:ad0a5cfe9b48c2b5a87d92119893417ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of logical processors per core  <a href="class_cpu_detect.html#ad0a5cfe9b48c2b5a87d92119893417ad">More...</a><br /></td></tr>
<tr class="separator:ad0a5cfe9b48c2b5a87d92119893417ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d6a59a5008b64583bae6a38f1c9d9b"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ac4d6a59a5008b64583bae6a38f1c9d9b">MPX</a> ()</td></tr>
<tr class="memdesc:ac4d6a59a5008b64583bae6a38f1c9d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Memory Protection Extensions  <a href="class_cpu_detect.html#ac4d6a59a5008b64583bae6a38f1c9d9b">More...</a><br /></td></tr>
<tr class="separator:ac4d6a59a5008b64583bae6a38f1c9d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1550245cf52a19ff846a5264696dfce"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ae1550245cf52a19ff846a5264696dfce">PhysicalCores</a> ()</td></tr>
<tr class="memdesc:ae1550245cf52a19ff846a5264696dfce"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total number of physical processor cores  <a href="class_cpu_detect.html#ae1550245cf52a19ff846a5264696dfce">More...</a><br /></td></tr>
<tr class="separator:ae1550245cf52a19ff846a5264696dfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad473ed0f1a5792c15afa9a38e28ec382"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ad473ed0f1a5792c15afa9a38e28ec382">PQE</a> ()</td></tr>
<tr class="memdesc:ad473ed0f1a5792c15afa9a38e28ec382"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform Quality of Service Enforcement  <a href="class_cpu_detect.html#ad473ed0f1a5792c15afa9a38e28ec382">More...</a><br /></td></tr>
<tr class="separator:ad473ed0f1a5792c15afa9a38e28ec382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b74cc81c34fc41c89fc75594745256"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a73b74cc81c34fc41c89fc75594745256">PQM</a> ()</td></tr>
<tr class="memdesc:a73b74cc81c34fc41c89fc75594745256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform Quality of Service Monitoring  <a href="class_cpu_detect.html#a73b74cc81c34fc41c89fc75594745256">More...</a><br /></td></tr>
<tr class="separator:a73b74cc81c34fc41c89fc75594745256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72843802081519801e66b71936597c1d"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a72843802081519801e66b71936597c1d">PREFETCH</a> ()</td></tr>
<tr class="memdesc:a72843802081519801e66b71936597c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cpu supports prefetch  <a href="class_cpu_detect.html#a72843802081519801e66b71936597c1d">More...</a><br /></td></tr>
<tr class="separator:a72843802081519801e66b71936597c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec41688c0ef939fad121ec3e1f427821"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#aec41688c0ef939fad121ec3e1f427821">RDRAND</a> ()</td></tr>
<tr class="memdesc:aec41688c0ef939fad121ec3e1f427821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Digital Random Number Generator  <a href="class_cpu_detect.html#aec41688c0ef939fad121ec3e1f427821">More...</a><br /></td></tr>
<tr class="separator:aec41688c0ef939fad121ec3e1f427821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ddadbca2b9119d43e71f1db63082f38"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a8ddadbca2b9119d43e71f1db63082f38">RDSEED</a> ()</td></tr>
<tr class="memdesc:a8ddadbca2b9119d43e71f1db63082f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Digital Random Seed Generator  <a href="class_cpu_detect.html#a8ddadbca2b9119d43e71f1db63082f38">More...</a><br /></td></tr>
<tr class="separator:a8ddadbca2b9119d43e71f1db63082f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb5ffbf7f766ca3ce452934dcadaab4"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a6cb5ffbf7f766ca3ce452934dcadaab4">RDTSCP</a> ()</td></tr>
<tr class="memdesc:a6cb5ffbf7f766ca3ce452934dcadaab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDTSCP time-stamp instruction  <a href="class_cpu_detect.html#a6cb5ffbf7f766ca3ce452934dcadaab4">More...</a><br /></td></tr>
<tr class="separator:a6cb5ffbf7f766ca3ce452934dcadaab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79359229236e458d643368fdfd1f8491"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a79359229236e458d643368fdfd1f8491">RTM</a> ()</td></tr>
<tr class="memdesc:a79359229236e458d643368fdfd1f8491"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSE Restricted Transactional Memory  <a href="class_cpu_detect.html#a79359229236e458d643368fdfd1f8491">More...</a><br /></td></tr>
<tr class="separator:a79359229236e458d643368fdfd1f8491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dd418f83fc8b9911059ee819b13460"><td class="memItemLeft" align="right" valign="top">const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#ae6dd418f83fc8b9911059ee819b13460">SerialNumber</a> ()</td></tr>
<tr class="memdesc:ae6dd418f83fc8b9911059ee819b13460"><td class="mdescLeft">&#160;</td><td class="mdescRight">The processor serial number (not supported on some processors)  <a href="class_cpu_detect.html#ae6dd418f83fc8b9911059ee819b13460">More...</a><br /></td></tr>
<tr class="separator:ae6dd418f83fc8b9911059ee819b13460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae864dcf362375cc40227560bfbdc71d"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#aae864dcf362375cc40227560bfbdc71d">SHA</a> ()</td></tr>
<tr class="memdesc:aae864dcf362375cc40227560bfbdc71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA instructions available  <a href="class_cpu_detect.html#aae864dcf362375cc40227560bfbdc71d">More...</a><br /></td></tr>
<tr class="separator:aae864dcf362375cc40227560bfbdc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3d30df605e0f437e231644fcde3a9e"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#acd3d30df605e0f437e231644fcde3a9e">SMAP</a> ()</td></tr>
<tr class="memdesc:acd3d30df605e0f437e231644fcde3a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention  <a href="class_cpu_detect.html#acd3d30df605e0f437e231644fcde3a9e">More...</a><br /></td></tr>
<tr class="separator:acd3d30df605e0f437e231644fcde3a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9175bd5be80550dba29773295f5d5860"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a9175bd5be80550dba29773295f5d5860">SSE</a> ()</td></tr>
<tr class="memdesc:a9175bd5be80550dba29773295f5d5860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if SSE or greater is detected  <a href="class_cpu_detect.html#a9175bd5be80550dba29773295f5d5860">More...</a><br /></td></tr>
<tr class="separator:a9175bd5be80550dba29773295f5d5860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e6fdecd2d8c005e9d41cbc162fb895"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a74e6fdecd2d8c005e9d41cbc162fb895">SSE2</a> ()</td></tr>
<tr class="memdesc:a74e6fdecd2d8c005e9d41cbc162fb895"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streaming SIMD Extensions 2.0 available  <a href="class_cpu_detect.html#a74e6fdecd2d8c005e9d41cbc162fb895">More...</a><br /></td></tr>
<tr class="separator:a74e6fdecd2d8c005e9d41cbc162fb895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701bc2bc11c673f9c5420dfed06c4ccc"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a701bc2bc11c673f9c5420dfed06c4ccc">SSE3</a> ()</td></tr>
<tr class="memdesc:a701bc2bc11c673f9c5420dfed06c4ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streaming SIMD Extensions 3.0 available  <a href="class_cpu_detect.html#a701bc2bc11c673f9c5420dfed06c4ccc">More...</a><br /></td></tr>
<tr class="separator:a701bc2bc11c673f9c5420dfed06c4ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10884525b00ce4ad54b503c69be92009"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a10884525b00ce4ad54b503c69be92009">SSSE3</a> ()</td></tr>
<tr class="memdesc:a10884525b00ce4ad54b503c69be92009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supplemental SSE3 Merom New Instructions available  <a href="class_cpu_detect.html#a10884525b00ce4ad54b503c69be92009">More...</a><br /></td></tr>
<tr class="separator:a10884525b00ce4ad54b503c69be92009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0fe822b63f9c64de67b3ceb962590b"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#aea0fe822b63f9c64de67b3ceb962590b">SSE4A</a> ()</td></tr>
<tr class="memdesc:aea0fe822b63f9c64de67b3ceb962590b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD SSE 4A instructions available  <a href="class_cpu_detect.html#aea0fe822b63f9c64de67b3ceb962590b">More...</a><br /></td></tr>
<tr class="separator:aea0fe822b63f9c64de67b3ceb962590b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392334a86e448fcffc6b83cb6d8251ab"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a392334a86e448fcffc6b83cb6d8251ab">SSE41</a> ()</td></tr>
<tr class="memdesc:a392334a86e448fcffc6b83cb6d8251ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streaming SIMD Extensions 4.1 available  <a href="class_cpu_detect.html#a392334a86e448fcffc6b83cb6d8251ab">More...</a><br /></td></tr>
<tr class="separator:a392334a86e448fcffc6b83cb6d8251ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270f824c96516d1125e5ff24e6e04c33"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a270f824c96516d1125e5ff24e6e04c33">SSE42</a> ()</td></tr>
<tr class="memdesc:a270f824c96516d1125e5ff24e6e04c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streaming SIMD Extensions 4.2 available  <a href="class_cpu_detect.html#a270f824c96516d1125e5ff24e6e04c33">More...</a><br /></td></tr>
<tr class="separator:a270f824c96516d1125e5ff24e6e04c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6f7ec6a15a19e0a2a0b5755b851f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_cpu_detect.html#adc87d69254a678cf109f8575bea5aaa8">CpuVendors</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a7f6f7ec6a15a19e0a2a0b5755b851f64">Vendor</a> ()</td></tr>
<tr class="memdesc:a7f6f7ec6a15a19e0a2a0b5755b851f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the cpu vendors enumeration value  <a href="class_cpu_detect.html#a7f6f7ec6a15a19e0a2a0b5755b851f64">More...</a><br /></td></tr>
<tr class="separator:a7f6f7ec6a15a19e0a2a0b5755b851f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e5a6d33ea6626f69395f15ebd3c8b8"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a14e5a6d33ea6626f69395f15ebd3c8b8">VirtualCores</a> ()</td></tr>
<tr class="memdesc:a14e5a6d33ea6626f69395f15ebd3c8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total number of threads available using hyperthreading  <a href="class_cpu_detect.html#a14e5a6d33ea6626f69395f15ebd3c8b8">More...</a><br /></td></tr>
<tr class="separator:a14e5a6d33ea6626f69395f15ebd3c8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f14b6fb41a0b280d175b76f1d8de19"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a75f14b6fb41a0b280d175b76f1d8de19">XOP</a> ()</td></tr>
<tr class="memdesc:a75f14b6fb41a0b280d175b76f1d8de19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the AMD eXtended Operations feature set is detected  <a href="class_cpu_detect.html#a75f14b6fb41a0b280d175b76f1d8de19">More...</a><br /></td></tr>
<tr class="separator:a75f14b6fb41a0b280d175b76f1d8de19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a813c8a0d89ff5d7a7e7bbafa8f68f382"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a813c8a0d89ff5d7a7e7bbafa8f68f382">AvxEnabled</a> ()</td></tr>
<tr class="memdesc:a813c8a0d89ff5d7a7e7bbafa8f68f382"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the AVX feature set is detected  <a href="class_cpu_detect.html#a813c8a0d89ff5d7a7e7bbafa8f68f382">More...</a><br /></td></tr>
<tr class="separator:a813c8a0d89ff5d7a7e7bbafa8f68f382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664770a77e863d337a971227e55fa32f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_cpu_detect.html#a664770a77e863d337a971227e55fa32f">Avx2Enabled</a> ()</td></tr>
<tr class="memdesc:a664770a77e863d337a971227e55fa32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the AVX2 feature set is detected  <a href="class_cpu_detect.html#a664770a77e863d337a971227e55fa32f">More...</a><br /></td></tr>
<tr class="separator:a664770a77e863d337a971227e55fa32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Detects Cpu features and capabilities </p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a2cf2a2e76a1538bf5a19115e761414f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf2a2e76a1538bf5a19115e761414f3">&#9670;&nbsp;</a></span>CacheAssociations</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="class_cpu_detect.html#a2cf2a2e76a1538bf5a19115e761414f3">CpuDetect::CacheAssociations</a> : uint</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The L2 cache associativity setting </p>

</div>
</div>
<a id="adc87d69254a678cf109f8575bea5aaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc87d69254a678cf109f8575bea5aaa8">&#9670;&nbsp;</a></span>CpuVendors</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="class_cpu_detect.html#adc87d69254a678cf109f8575bea5aaa8">CpuDetect::CpuVendors</a> : uint</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enumeration of cpu vendors </p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ab03acc5fb90efef4ca296eccc7e61872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03acc5fb90efef4ca296eccc7e61872">&#9670;&nbsp;</a></span>CpuDetect() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">CpuDetect::CpuDetect </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_cpu_detect.html">CpuDetect</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy constructor: copy is restricted, this function has been deleted </p>

</div>
</div>
<a id="af026c3df2d470ddcc245a1949b2f6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af026c3df2d470ddcc245a1949b2f6256">&#9670;&nbsp;</a></span>CpuDetect() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NAMESPACE_ROOT CpuDetect::CpuDetect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialization Detects Cpu features </p>

</div>
</div>
<a id="ada66bf709d7a2a9331704d0bf8b5d300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada66bf709d7a2a9331704d0bf8b5d300">&#9670;&nbsp;</a></span>~CpuDetect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CpuDetect::~CpuDetect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finalize this class and clear resources </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac84288d4b4e74fe16515731ecb2839e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84288d4b4e74fe16515731ecb2839e7">&#9670;&nbsp;</a></span>ABM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::ABM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced Bit Manipulation </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="afb01a06154e885d1356ffe3364d1adbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb01a06154e885d1356ffe3364d1adbc">&#9670;&nbsp;</a></span>ADS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::ADS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel Add-Carry Instruction Extensions </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a81e2c4474a7ec4f8f8ef6fca2ab040d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e2c4474a7ec4f8f8ef6fca2ab040d7">&#9670;&nbsp;</a></span>AESNI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::AESNI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the AES-NI feature set is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a7a20874af163582076a867de4e59a26c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a20874af163582076a867de4e59a26c">&#9670;&nbsp;</a></span>AVX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::AVX </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the Advanced Vector Extensions feature set is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="ad198f970e617e4c20e77c6e1b7a7a7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad198f970e617e4c20e77c6e1b7a7a7f5">&#9670;&nbsp;</a></span>AVX2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::AVX2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the Advanced Vector Extensions 2 feature set is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a664770a77e863d337a971227e55fa32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664770a77e863d337a971227e55fa32f">&#9670;&nbsp;</a></span>Avx2Enabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool CpuDetect::Avx2Enabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the AVX2 feature set is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="aa3346fa92603452d25ba2540b849dc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3346fa92603452d25ba2540b849dc39">&#9670;&nbsp;</a></span>AVX512F()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::AVX512F </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AVX512 Foundation detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a813c8a0d89ff5d7a7e7bbafa8f68f382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813c8a0d89ff5d7a7e7bbafa8f68f382">&#9670;&nbsp;</a></span>AvxEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool CpuDetect::AvxEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the AVX feature set is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="af9866b27cc1820ea7fb40c64f884049b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9866b27cc1820ea7fb40c64f884049b">&#9670;&nbsp;</a></span>BMT2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::BMT2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Manipulation Instruction Set 2 </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="ad41e4092f4c349a13bb882e5b218b005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41e4092f4c349a13bb882e5b218b005">&#9670;&nbsp;</a></span>BusRefFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::BusRefFrequency </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The bus reference frequency (newer Intel only) </p>
<p>A value of 0 is returned if the feature is not available on this cpu</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the bus frequency</dd></dl>

</div>
</div>
<a id="a0377b678b921f2723868bfe34276b88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0377b678b921f2723868bfe34276b88d">&#9670;&nbsp;</a></span>CMUL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::CMUL </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel CMUL available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a2561da7430365e25144507c839af6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2561da7430365e25144507c839af6fcb">&#9670;&nbsp;</a></span>FMA4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::FMA4 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AMD FMA 4 instructions available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="af34eee509b9d54210e7adbc5b64aca5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34eee509b9d54210e7adbc5b64aca5d">&#9670;&nbsp;</a></span>FrequencyBase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::FrequencyBase </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The processor base frequency (newer Intel only) </p>
<p>A value of 0 is returned if the feature is not available on this cpu</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the base frequency</dd></dl>

</div>
</div>
<a id="a245408db9f6884713bd682107193b34a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245408db9f6884713bd682107193b34a">&#9670;&nbsp;</a></span>FrequencyMax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::FrequencyMax </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The processor maximum frequency (newer Intel only) </p>
<p>A value of 0 is returned if the feature is not available on this cpu</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the maximum frequency</dd></dl>

</div>
</div>
<a id="a323052c39ee2dda4ce51219053f28e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323052c39ee2dda4ce51219053f28e93">&#9670;&nbsp;</a></span>HyperThread()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::HyperThread </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware supports hyper-threading </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a17ffa21f829625e843315a35079fdfb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ffa21f829625e843315a35079fdfb0">&#9670;&nbsp;</a></span>IsX64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::IsX64 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cpu is x64 </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="abb34bf2edfc1ef675f3200269b242d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb34bf2edfc1ef675f3200269b242d3d">&#9670;&nbsp;</a></span>IsX86Emulation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::IsX86Emulation </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cpu is x64 emulating an x86 architecture </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="aeb88a0eac8e93bc1106a1a164dce7c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb88a0eac8e93bc1106a1a164dce7c51">&#9670;&nbsp;</a></span>L1CacheLineSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::L1CacheLineSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total L1 data/instruction cache line size in bytes for each physical processor core, defaults to 64 bytes </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the L1 cache line size</dd></dl>

</div>
</div>
<a id="a460bafae92c00f3501e38c0c9546b466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460bafae92c00f3501e38c0c9546b466">&#9670;&nbsp;</a></span>L1CacheSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::L1CacheSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total L1 data/instruction cache size in bytes for each physical processor core, defaults to 32kib </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the size of each L1 cache</dd></dl>

</div>
</div>
<a id="ae85198ce6ed704d5456a9c8a98cb527d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85198ce6ed704d5456a9c8a98cb527d">&#9670;&nbsp;</a></span>L1CacheTotal()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::L1CacheTotal </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total L1 data/instruction cache size in bytes for all processor cores, defaults to 256kib </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the total size of L1 cache memory</dd></dl>

</div>
</div>
<a id="a87710891ec2e0b50fd5953d76230c354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87710891ec2e0b50fd5953d76230c354">&#9670;&nbsp;</a></span>L1DataCacheTotal()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::L1DataCacheTotal </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total L1 data cache size in bytes for all processor cores, defaults to 256kib </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the total size of L1 data cache memory</dd></dl>

</div>
</div>
<a id="ac3f2c0c2c90cb05f82baaa86ce3a6bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f2c0c2c90cb05f82baaa86ce3a6bd8">&#9670;&nbsp;</a></span>L2Associative()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="class_cpu_detect.html#a2cf2a2e76a1538bf5a19115e761414f3">CpuDetect::CacheAssociations</a> CpuDetect::L2Associative </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the L2 cache associativity </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the processors L2 associativity</dd></dl>

</div>
</div>
<a id="a22e45f5947541de77429462fbea2f000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e45f5947541de77429462fbea2f000">&#9670;&nbsp;</a></span>L2CacheSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::L2CacheSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total L2 cache size in bytes for each physical processor core, defaults to 128kib </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the size of each L2 cache memory</dd></dl>

</div>
</div>
<a id="ab0172e3dace9c64384bd9a8e279c05fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0172e3dace9c64384bd9a8e279c05fe">&#9670;&nbsp;</a></span>L2CacheTotal()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::L2CacheTotal </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total L2 cache size in bytes for all processor cores, defaults to 256kib </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the total size of L2 cache memory</dd></dl>

</div>
</div>
<a id="ad0a5cfe9b48c2b5a87d92119893417ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a5cfe9b48c2b5a87d92119893417ad">&#9670;&nbsp;</a></span>LogicalPerCore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::LogicalPerCore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum number of logical processors per core </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the number of logical processors per core</dd></dl>

</div>
</div>
<a id="ac4d6a59a5008b64583bae6a38f1c9d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d6a59a5008b64583bae6a38f1c9d9b">&#9670;&nbsp;</a></span>MPX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::MPX </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel Memory Protection Extensions </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a06e669515cdd40e7c13d371541d4a95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06e669515cdd40e7c13d371541d4a95f">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_cpu_detect.html">CpuDetect</a>&amp; CpuDetect::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_cpu_detect.html">CpuDetect</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy operator: copy is restricted, this function has been deleted </p>

</div>
</div>
<a id="ae1550245cf52a19ff846a5264696dfce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1550245cf52a19ff846a5264696dfce">&#9670;&nbsp;</a></span>PhysicalCores()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::PhysicalCores </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total number of physical processor cores </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the number of phsical processor cores</dd></dl>

</div>
</div>
<a id="ad473ed0f1a5792c15afa9a38e28ec382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad473ed0f1a5792c15afa9a38e28ec382">&#9670;&nbsp;</a></span>PQE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::PQE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Platform Quality of Service Enforcement </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a73b74cc81c34fc41c89fc75594745256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b74cc81c34fc41c89fc75594745256">&#9670;&nbsp;</a></span>PQM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::PQM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Platform Quality of Service Monitoring </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a72843802081519801e66b71936597c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72843802081519801e66b71936597c1d">&#9670;&nbsp;</a></span>PREFETCH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::PREFETCH </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cpu supports prefetch </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="aec41688c0ef939fad121ec3e1f427821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec41688c0ef939fad121ec3e1f427821">&#9670;&nbsp;</a></span>RDRAND()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::RDRAND </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel Digital Random Number Generator </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a8ddadbca2b9119d43e71f1db63082f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ddadbca2b9119d43e71f1db63082f38">&#9670;&nbsp;</a></span>RDSEED()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::RDSEED </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel Digital Random Seed Generator </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a6cb5ffbf7f766ca3ce452934dcadaab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb5ffbf7f766ca3ce452934dcadaab4">&#9670;&nbsp;</a></span>RDTSCP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::RDTSCP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RDTSCP time-stamp instruction </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a79359229236e458d643368fdfd1f8491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79359229236e458d643368fdfd1f8491">&#9670;&nbsp;</a></span>RTM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::RTM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TSE Restricted Transactional Memory </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="ae6dd418f83fc8b9911059ee819b13460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6dd418f83fc8b9911059ee819b13460">&#9670;&nbsp;</a></span>SerialNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::string &amp; CpuDetect::SerialNumber </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The processor serial number (not supported on some processors) </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the CPU serial number</dd></dl>

</div>
</div>
<a id="aae864dcf362375cc40227560bfbdc71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae864dcf362375cc40227560bfbdc71d">&#9670;&nbsp;</a></span>SHA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SHA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SHA instructions available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="acd3d30df605e0f437e231644fcde3a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3d30df605e0f437e231644fcde3a9e">&#9670;&nbsp;</a></span>SMAP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SMAP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supervisor Mode Access Prevention </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a9175bd5be80550dba29773295f5d5860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9175bd5be80550dba29773295f5d5860">&#9670;&nbsp;</a></span>SSE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if SSE or greater is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a74e6fdecd2d8c005e9d41cbc162fb895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e6fdecd2d8c005e9d41cbc162fb895">&#9670;&nbsp;</a></span>SSE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSE2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Streaming SIMD Extensions 2.0 available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a701bc2bc11c673f9c5420dfed06c4ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701bc2bc11c673f9c5420dfed06c4ccc">&#9670;&nbsp;</a></span>SSE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSE3 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Streaming SIMD Extensions 3.0 available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a392334a86e448fcffc6b83cb6d8251ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392334a86e448fcffc6b83cb6d8251ab">&#9670;&nbsp;</a></span>SSE41()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSE41 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Streaming SIMD Extensions 4.1 available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a270f824c96516d1125e5ff24e6e04c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270f824c96516d1125e5ff24e6e04c33">&#9670;&nbsp;</a></span>SSE42()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSE42 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Streaming SIMD Extensions 4.2 available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="aea0fe822b63f9c64de67b3ceb962590b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0fe822b63f9c64de67b3ceb962590b">&#9670;&nbsp;</a></span>SSE4A()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSE4A </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AMD SSE 4A instructions available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a10884525b00ce4ad54b503c69be92009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10884525b00ce4ad54b503c69be92009">&#9670;&nbsp;</a></span>SSSE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::SSSE3 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supplemental SSE3 Merom New Instructions available </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<a id="a7f6f7ec6a15a19e0a2a0b5755b851f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6f7ec6a15a19e0a2a0b5755b851f64">&#9670;&nbsp;</a></span>Vendor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_cpu_detect.html#adc87d69254a678cf109f8575bea5aaa8">CpuDetect::CpuVendors</a> CpuDetect::Vendor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the cpu vendors enumeration value </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the CPU vendors string</dd></dl>

</div>
</div>
<a id="a14e5a6d33ea6626f69395f15ebd3c8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e5a6d33ea6626f69395f15ebd3c8b8">&#9670;&nbsp;</a></span>VirtualCores()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const size_t CpuDetect::VirtualCores </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total number of threads available using hyperthreading </p>
<dl class="section return"><dt>Returns</dt><dd>Returns the total number of virtual and physical cores</dd></dl>

</div>
</div>
<a id="a75f14b6fb41a0b280d175b76f1d8de19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f14b6fb41a0b280d175b76f1d8de19">&#9670;&nbsp;</a></span>XOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool CpuDetect::XOP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the AMD eXtended Operations feature set is detected </p>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the feature is available</dd></dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>C:/Users/stepp/Documents/Develop/Github/CEX++/CEX/<a class="el" href="_cpu_detect_8h_source.html">CpuDetect.h</a></li>
<li>C:/Users/stepp/Documents/Develop/Github/CEX++/CEX/CpuDetect.cpp</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
