# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.01.27914

# Build Date:         Jan 12 2017 18:39:30

# File Generated:     Jun 19 2017 01:38:55

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE5LP2K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for osc/CLKHF
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (osc/CLKHF:R vs. osc/CLKHF:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_led
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_led
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: osc/CLKHF  | Frequency: 86.09 MHz  | Target: 6.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
osc/CLKHF     osc/CLKHF      166666           155051      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_led      osc/CLKHF   9372          osc/CLKHF:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_led      osc/CLKHF   8867                  osc/CLKHF:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for osc/CLKHF
***************************************
Clock: osc/CLKHF
Frequency: 86.09 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_20_LC_2_13_4/in3
Capture Clock    : counter_20_LC_2_13_4/clk
Setup Constraint : 166666p
Path slack       : 155051p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            9496
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12026
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
counter_16_LC_2_13_0/carryin     LogicCell40_SEQ_MODE_1000      0             10251  155051  RISE       1
counter_16_LC_2_13_0/carryout    LogicCell40_SEQ_MODE_1000    278             10529  155051  RISE       2
counter_17_LC_2_13_1/carryin     LogicCell40_SEQ_MODE_1000      0             10529  155051  RISE       1
counter_17_LC_2_13_1/carryout    LogicCell40_SEQ_MODE_1000    278             10808  155051  RISE       2
counter_18_LC_2_13_2/carryin     LogicCell40_SEQ_MODE_1000      0             10808  155051  RISE       1
counter_18_LC_2_13_2/carryout    LogicCell40_SEQ_MODE_1000    278             11086  155051  RISE       2
counter_19_LC_2_13_3/carryin     LogicCell40_SEQ_MODE_1000      0             11086  155051  RISE       1
counter_19_LC_2_13_3/carryout    LogicCell40_SEQ_MODE_1000    278             11364  155051  RISE       1
I__80/I                          InMux                          0             11364  155051  RISE       1
I__80/O                          InMux                        662             12026  155051  RISE       1
counter_20_LC_2_13_4/in3         LogicCell40_SEQ_MODE_1000      0             12026  155051  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (osc/CLKHF:R vs. osc/CLKHF:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_20_LC_2_13_4/in3
Capture Clock    : counter_20_LC_2_13_4/clk
Setup Constraint : 166666p
Path slack       : 155051p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            9496
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12026
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
counter_16_LC_2_13_0/carryin     LogicCell40_SEQ_MODE_1000      0             10251  155051  RISE       1
counter_16_LC_2_13_0/carryout    LogicCell40_SEQ_MODE_1000    278             10529  155051  RISE       2
counter_17_LC_2_13_1/carryin     LogicCell40_SEQ_MODE_1000      0             10529  155051  RISE       1
counter_17_LC_2_13_1/carryout    LogicCell40_SEQ_MODE_1000    278             10808  155051  RISE       2
counter_18_LC_2_13_2/carryin     LogicCell40_SEQ_MODE_1000      0             10808  155051  RISE       1
counter_18_LC_2_13_2/carryout    LogicCell40_SEQ_MODE_1000    278             11086  155051  RISE       2
counter_19_LC_2_13_3/carryin     LogicCell40_SEQ_MODE_1000      0             11086  155051  RISE       1
counter_19_LC_2_13_3/carryout    LogicCell40_SEQ_MODE_1000    278             11364  155051  RISE       1
I__80/I                          InMux                          0             11364  155051  RISE       1
I__80/O                          InMux                        662             12026  155051  RISE       1
counter_20_LC_2_13_4/in3         LogicCell40_SEQ_MODE_1000      0             12026  155051  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: o_led
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_led
Clock Port         : osc/CLKHF
Clock Reference    : osc/CLKHF:R
Clock to Out Delay : 9372


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              6842
---------------------------- ------
Clock To Out Delay             9372

Launch Clock Path
pin name               model name                 delay  cummulative delay  edge  Fanout  
---------------------  -------------------------  -----  -----------------  ----  ------  
osc/CLKHF              SB_HFOSC                   0      0                  RISE  22      
I__58/I                GlobalMux                  0      0                  RISE  1       
I__58/O                GlobalMux                  252    252                RISE  1       
I__62/I                ClkMux                     0      252                RISE  1       
I__62/O                ClkMux                     887    1139               RISE  1       
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
o_ledZ0_LC_3_11_1/lcout          LogicCell40_SEQ_MODE_1000  1391   2530               RISE  2       
I__64/I                          Odrv4                      0      2530               RISE  1       
I__64/O                          Odrv4                      596    3126               RISE  1       
I__66/I                          Span4Mux_v                 0      3126               RISE  1       
I__66/O                          Span4Mux_v                 596    3722               RISE  1       
I__67/I                          Span4Mux_v                 0      3722               RISE  1       
I__67/O                          Span4Mux_v                 596    4318               RISE  1       
I__68/I                          Span4Mux_s2_v              0      4318               RISE  1       
I__68/O                          Span4Mux_s2_v              437    4755               RISE  1       
I__69/I                          LocalMux                   0      4755               RISE  1       
I__69/O                          LocalMux                   1099   5854               RISE  1       
I__70/I                          IoInMux                    0      5854               RISE  1       
I__70/O                          IoInMux                    662    6516               RISE  1       
o_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001     0      6516               RISE  1       
o_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001     768    7284               FALL  1       
o_led_obuf_iopad/DIN             IO_PAD                     0      7284               FALL  1       
o_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9372               FALL  1       
o_led                            top                        0      9372               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_led     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_led
Clock Port         : osc/CLKHF
Clock Reference    : osc/CLKHF:R
Clock to Out Delay : 8867


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              6337
---------------------------- ------
Clock To Out Delay             8867

Launch Clock Path
pin name               model name                 delay  cummulative delay  edge  Fanout  
---------------------  -------------------------  -----  -----------------  ----  ------  
osc/CLKHF              SB_HFOSC                   0      0                  RISE  22      
I__58/I                GlobalMux                  0      0                  RISE  1       
I__58/O                GlobalMux                  252    252                RISE  1       
I__62/I                ClkMux                     0      252                RISE  1       
I__62/O                ClkMux                     887    1139               RISE  1       
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
o_ledZ0_LC_3_11_1/lcout          LogicCell40_SEQ_MODE_1000  1391   2530               FALL  2       
I__64/I                          Odrv4                      0      2530               FALL  1       
I__64/O                          Odrv4                      649    3179               FALL  1       
I__66/I                          Span4Mux_v                 0      3179               FALL  1       
I__66/O                          Span4Mux_v                 649    3828               FALL  1       
I__67/I                          Span4Mux_v                 0      3828               FALL  1       
I__67/O                          Span4Mux_v                 649    4477               FALL  1       
I__68/I                          Span4Mux_s2_v              0      4477               FALL  1       
I__68/O                          Span4Mux_s2_v              450    4927               FALL  1       
I__69/I                          LocalMux                   0      4927               FALL  1       
I__69/O                          LocalMux                   768    5695               FALL  1       
I__70/I                          IoInMux                    0      5695               FALL  1       
I__70/O                          IoInMux                    503    6198               FALL  1       
o_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001     0      6198               FALL  1       
o_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001     755    6953               RISE  1       
o_led_obuf_iopad/DIN             IO_PAD                     0      6953               RISE  1       
o_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8867               RISE  1       
o_led                            top                        0      8867               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_20_LC_2_13_4/in3
Capture Clock    : counter_20_LC_2_13_4/clk
Setup Constraint : 166666p
Path slack       : 155051p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            9496
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12026
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
counter_16_LC_2_13_0/carryin     LogicCell40_SEQ_MODE_1000      0             10251  155051  RISE       1
counter_16_LC_2_13_0/carryout    LogicCell40_SEQ_MODE_1000    278             10529  155051  RISE       2
counter_17_LC_2_13_1/carryin     LogicCell40_SEQ_MODE_1000      0             10529  155051  RISE       1
counter_17_LC_2_13_1/carryout    LogicCell40_SEQ_MODE_1000    278             10808  155051  RISE       2
counter_18_LC_2_13_2/carryin     LogicCell40_SEQ_MODE_1000      0             10808  155051  RISE       1
counter_18_LC_2_13_2/carryout    LogicCell40_SEQ_MODE_1000    278             11086  155051  RISE       2
counter_19_LC_2_13_3/carryin     LogicCell40_SEQ_MODE_1000      0             11086  155051  RISE       1
counter_19_LC_2_13_3/carryout    LogicCell40_SEQ_MODE_1000    278             11364  155051  RISE       1
I__80/I                          InMux                          0             11364  155051  RISE       1
I__80/O                          InMux                        662             12026  155051  RISE       1
counter_20_LC_2_13_4/in3         LogicCell40_SEQ_MODE_1000      0             12026  155051  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_11_2/lcout
Path End         : o_ledZ0_LC_3_11_1/in2
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Setup Constraint : 166666p
Path slack       : 155130p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -980
------------------------------------------   ------ 
End-of-path required time (ps)               166825

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            9165
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11695
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_1000   1391              2530  155130  RISE       2
I__183/I                     Odrv12                         0              2530  155130  RISE       1
I__183/O                     Odrv12                      1073              3603  155130  RISE       1
I__185/I                     LocalMux                       0              3603  155130  RISE       1
I__185/O                     LocalMux                    1099              4702  155130  RISE       1
I__186/I                     InMux                          0              4702  155130  RISE       1
I__186/O                     InMux                        662              5364  155130  RISE       1
o_led_RNO_6_LC_3_11_2/in0    LogicCell40_SEQ_MODE_0000      0              5364  155130  RISE       1
o_led_RNO_6_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_0000   1245              6609  155130  RISE       1
I__131/I                     LocalMux                       0              6609  155130  RISE       1
I__131/O                     LocalMux                    1099              7708  155130  RISE       1
I__132/I                     InMux                          0              7708  155130  RISE       1
I__132/O                     InMux                        662              8371  155130  RISE       1
o_led_RNO_4_LC_3_12_1/in3    LogicCell40_SEQ_MODE_0000      0              8371  155130  RISE       1
o_led_RNO_4_LC_3_12_1/lcout  LogicCell40_SEQ_MODE_0000    861              9231  155130  RISE       1
I__128/I                     LocalMux                       0              9231  155130  RISE       1
I__128/O                     LocalMux                    1099             10331  155130  RISE       1
I__129/I                     InMux                          0             10331  155130  RISE       1
I__129/O                     InMux                        662             10993  155130  RISE       1
I__130/I                     CascadeMux                     0             10993  155130  RISE       1
I__130/O                     CascadeMux                     0             10993  155130  RISE       1
o_led_RNO_2_LC_3_11_0/in2    LogicCell40_SEQ_MODE_0000      0             10993  155130  RISE       1
o_led_RNO_2_LC_3_11_0/ltout  LogicCell40_SEQ_MODE_0000    702             11695  155130  RISE       1
I__71/I                      CascadeMux                     0             11695  155130  RISE       1
I__71/O                      CascadeMux                     0             11695  155130  RISE       1
o_ledZ0_LC_3_11_1/in2        LogicCell40_SEQ_MODE_1000      0             11695  155130  RISE       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_19_LC_2_13_3/in3
Capture Clock    : counter_19_LC_2_13_3/clk
Setup Constraint : 166666p
Path slack       : 155329p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            9218
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11748
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
counter_16_LC_2_13_0/carryin     LogicCell40_SEQ_MODE_1000      0             10251  155051  RISE       1
counter_16_LC_2_13_0/carryout    LogicCell40_SEQ_MODE_1000    278             10529  155051  RISE       2
counter_17_LC_2_13_1/carryin     LogicCell40_SEQ_MODE_1000      0             10529  155051  RISE       1
counter_17_LC_2_13_1/carryout    LogicCell40_SEQ_MODE_1000    278             10808  155051  RISE       2
counter_18_LC_2_13_2/carryin     LogicCell40_SEQ_MODE_1000      0             10808  155051  RISE       1
counter_18_LC_2_13_2/carryout    LogicCell40_SEQ_MODE_1000    278             11086  155051  RISE       2
I__81/I                          InMux                          0             11086  155329  RISE       1
I__81/O                          InMux                        662             11748  155329  RISE       1
counter_19_LC_2_13_3/in3         LogicCell40_SEQ_MODE_1000      0             11748  155329  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_18_LC_2_13_2/in3
Capture Clock    : counter_18_LC_2_13_2/clk
Setup Constraint : 166666p
Path slack       : 155607p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            8940
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11470
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
counter_16_LC_2_13_0/carryin     LogicCell40_SEQ_MODE_1000      0             10251  155051  RISE       1
counter_16_LC_2_13_0/carryout    LogicCell40_SEQ_MODE_1000    278             10529  155051  RISE       2
counter_17_LC_2_13_1/carryin     LogicCell40_SEQ_MODE_1000      0             10529  155051  RISE       1
counter_17_LC_2_13_1/carryout    LogicCell40_SEQ_MODE_1000    278             10808  155051  RISE       2
I__82/I                          InMux                          0             10808  155607  RISE       1
I__82/O                          InMux                        662             11470  155607  RISE       1
counter_18_LC_2_13_2/in3         LogicCell40_SEQ_MODE_1000      0             11470  155607  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_17_LC_2_13_1/in3
Capture Clock    : counter_17_LC_2_13_1/clk
Setup Constraint : 166666p
Path slack       : 155885p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            8662
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11192
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
counter_16_LC_2_13_0/carryin     LogicCell40_SEQ_MODE_1000      0             10251  155051  RISE       1
counter_16_LC_2_13_0/carryout    LogicCell40_SEQ_MODE_1000    278             10529  155051  RISE       2
I__83/I                          InMux                          0             10529  155885  RISE       1
I__83/O                          InMux                        662             11192  155885  RISE       1
counter_17_LC_2_13_1/in3         LogicCell40_SEQ_MODE_1000      0             11192  155885  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_16_LC_2_13_0/in3
Capture Clock    : counter_16_LC_2_13_0/clk
Setup Constraint : 166666p
Path slack       : 156164p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            8383
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10913
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
counter_15_LC_2_12_7/carryin     LogicCell40_SEQ_MODE_1000      0              9417  155051  RISE       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    278              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              9695  155051  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             556             10251  155051  RISE       2
I__84/I                          InMux                          0             10251  156163  RISE       1
I__84/O                          InMux                        662             10913  156163  RISE       1
counter_16_LC_2_13_0/in3         LogicCell40_SEQ_MODE_1000      0             10913  156163  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_15_LC_2_12_7/in3
Capture Clock    : counter_15_LC_2_12_7/clk
Setup Constraint : 166666p
Path slack       : 156998p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1139
+ Clock To Q                                 1391
+ Data Path Delay                            7549
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10079
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
counter_14_LC_2_12_6/carryin     LogicCell40_SEQ_MODE_1000      0              9139  155051  RISE       1
counter_14_LC_2_12_6/carryout    LogicCell40_SEQ_MODE_1000    278              9417  155051  RISE       2
I__85/I                          InMux                          0              9417  156998  RISE       1
I__85/O                          InMux                        662             10079  156998  RISE       1
counter_15_LC_2_12_7/in3         LogicCell40_SEQ_MODE_1000      0             10079  156998  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_14_LC_2_12_6/in3
Capture Clock    : counter_14_LC_2_12_6/clk
Setup Constraint : 166666p
Path slack       : 157276p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           7271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
counter_13_LC_2_12_5/carryin     LogicCell40_SEQ_MODE_1000      0              8861  155051  RISE       1
counter_13_LC_2_12_5/carryout    LogicCell40_SEQ_MODE_1000    278              9139  155051  RISE       2
I__86/I                          InMux                          0              9139  157276  RISE       1
I__86/O                          InMux                        662              9801  157276  RISE       1
counter_14_LC_2_12_6/in3         LogicCell40_SEQ_MODE_1000      0              9801  157276  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_13_LC_2_12_5/in3
Capture Clock    : counter_13_LC_2_12_5/clk
Setup Constraint : 166666p
Path slack       : 157554p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           6993
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9523
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
counter_12_LC_2_12_4/carryin     LogicCell40_SEQ_MODE_1000      0              8582  155051  RISE       1
counter_12_LC_2_12_4/carryout    LogicCell40_SEQ_MODE_1000    278              8861  155051  RISE       2
I__49/I                          InMux                          0              8861  157554  RISE       1
I__49/O                          InMux                        662              9523  157554  RISE       1
counter_13_LC_2_12_5/in3         LogicCell40_SEQ_MODE_1000      0              9523  157554  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_12_LC_2_12_4/in3
Capture Clock    : counter_12_LC_2_12_4/clk
Setup Constraint : 166666p
Path slack       : 157832p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           6715
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9245
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
counter_11_LC_2_12_3/carryin     LogicCell40_SEQ_MODE_1000      0              8304  155051  RISE       1
counter_11_LC_2_12_3/carryout    LogicCell40_SEQ_MODE_1000    278              8582  155051  RISE       2
I__50/I                          InMux                          0              8582  157832  RISE       1
I__50/O                          InMux                        662              9245  157832  RISE       1
counter_12_LC_2_12_4/in3         LogicCell40_SEQ_MODE_1000      0              9245  157832  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_11_LC_2_12_3/in3
Capture Clock    : counter_11_LC_2_12_3/clk
Setup Constraint : 166666p
Path slack       : 158110p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           6437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
counter_10_LC_2_12_2/carryin     LogicCell40_SEQ_MODE_1000      0              8026  155051  RISE       1
counter_10_LC_2_12_2/carryout    LogicCell40_SEQ_MODE_1000    278              8304  155051  RISE       2
I__51/I                          InMux                          0              8304  158110  RISE       1
I__51/O                          InMux                        662              8967  158110  RISE       1
counter_11_LC_2_12_3/in3         LogicCell40_SEQ_MODE_1000      0              8967  158110  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_10_LC_2_12_2/in3
Capture Clock    : counter_10_LC_2_12_2/clk
Setup Constraint : 166666p
Path slack       : 158389p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           6158
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8688
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
counter_9_LC_2_12_1/carryin      LogicCell40_SEQ_MODE_1000      0              7748  155051  RISE       1
counter_9_LC_2_12_1/carryout     LogicCell40_SEQ_MODE_1000    278              8026  155051  RISE       2
I__52/I                          InMux                          0              8026  158389  RISE       1
I__52/O                          InMux                        662              8688  158389  RISE       1
counter_10_LC_2_12_2/in3         LogicCell40_SEQ_MODE_1000      0              8688  158389  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_9_LC_2_12_1/in3
Capture Clock    : counter_9_LC_2_12_1/clk
Setup Constraint : 166666p
Path slack       : 158667p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           5880
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8410
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
counter_8_LC_2_12_0/carryin      LogicCell40_SEQ_MODE_1000      0              7470  155051  RISE       1
counter_8_LC_2_12_0/carryout     LogicCell40_SEQ_MODE_1000    278              7748  155051  RISE       2
I__53/I                          InMux                          0              7748  158667  RISE       1
I__53/O                          InMux                        662              8410  158667  RISE       1
counter_9_LC_2_12_1/in3          LogicCell40_SEQ_MODE_1000      0              8410  158667  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_8_LC_2_12_0/in3
Capture Clock    : counter_8_LC_2_12_0/clk
Setup Constraint : 166666p
Path slack       : 158945p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           5602
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8132
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout        LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                         LocalMux                       0              2530  155051  RISE       1
I__146/O                         LocalMux                    1099              3629  155051  RISE       1
I__148/I                         InMux                          0              3629  155051  RISE       1
I__148/O                         InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1          LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout     LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin      LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout     LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin      LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout     LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin      LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout     LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin      LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout     LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin      LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout     LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin      LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout     LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
counter_7_LC_2_11_7/carryin      LogicCell40_SEQ_MODE_1000      0              6636  155051  RISE       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    278              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              6914  155051  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             556              7470  155051  RISE       2
I__54/I                          InMux                          0              7470  158945  RISE       1
I__54/O                          InMux                        662              8132  158945  RISE       1
counter_8_LC_2_12_0/in3          LogicCell40_SEQ_MODE_1000      0              8132  158945  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_2_12_2/lcout
Path End         : o_ledZ0_LC_3_11_1/in0
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Setup Constraint : 166666p
Path slack       : 159276p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1232
------------------------------------------   ------ 
End-of-path required time (ps)               166574

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           4768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7298
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_2_12_2/lcout   LogicCell40_SEQ_MODE_1000   1391              2530  158389  RISE       2
I__111/I                     LocalMux                       0              2530  159276  RISE       1
I__111/O                     LocalMux                    1099              3629  159276  RISE       1
I__113/I                     InMux                          0              3629  159276  RISE       1
I__113/O                     InMux                        662              4291  159276  RISE       1
o_led_RNO_1_LC_3_12_5/in0    LogicCell40_SEQ_MODE_0000      0              4291  159276  RISE       1
o_led_RNO_1_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_0000   1245              5536  159276  RISE       1
I__95/I                      LocalMux                       0              5536  159276  RISE       1
I__95/O                      LocalMux                    1099              6636  159276  RISE       1
I__96/I                      InMux                          0              6636  159276  RISE       1
I__96/O                      InMux                        662              7298  159276  RISE       1
o_ledZ0_LC_3_11_1/in0        LogicCell40_SEQ_MODE_1000      0              7298  159276  RISE       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_2_11_7/lcout
Path End         : o_ledZ0_LC_3_11_1/in3
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Setup Constraint : 166666p
Path slack       : 159779p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           4768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7298
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_2_11_7/lcout    LogicCell40_SEQ_MODE_1000   1391              2530  156998  RISE       2
I__166/I                     LocalMux                       0              2530  159779  RISE       1
I__166/O                     LocalMux                    1099              3629  159779  RISE       1
I__168/I                     InMux                          0              3629  159779  RISE       1
I__168/O                     InMux                        662              4291  159779  RISE       1
o_led_RNO_0_LC_3_11_5/in0    LogicCell40_SEQ_MODE_0000      0              4291  159779  RISE       1
o_led_RNO_0_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_0000   1245              5536  159779  RISE       1
I__150/I                     LocalMux                       0              5536  159779  RISE       1
I__150/O                     LocalMux                    1099              6636  159779  RISE       1
I__151/I                     InMux                          0              6636  159779  RISE       1
I__151/O                     InMux                        662              7298  159779  RISE       1
o_ledZ0_LC_3_11_1/in3        LogicCell40_SEQ_MODE_1000      0              7298  159779  RISE       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_7_LC_2_11_7/in3
Capture Clock    : counter_7_LC_2_11_7/clk
Setup Constraint : 166666p
Path slack       : 159779p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           4768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7298
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
counter_6_LC_2_11_6/carryin   LogicCell40_SEQ_MODE_1000      0              6357  155051  RISE       1
counter_6_LC_2_11_6/carryout  LogicCell40_SEQ_MODE_1000    278              6636  155051  RISE       2
I__55/I                       InMux                          0              6636  159779  RISE       1
I__55/O                       InMux                        662              7298  159779  RISE       1
counter_7_LC_2_11_7/in3       LogicCell40_SEQ_MODE_1000      0              7298  159779  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_6_LC_2_11_6/in3
Capture Clock    : counter_6_LC_2_11_6/clk
Setup Constraint : 166666p
Path slack       : 160057p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           4490
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7020
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
counter_5_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_1000      0              6079  155051  RISE       1
counter_5_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_1000    278              6357  155051  RISE       2
I__56/I                       InMux                          0              6357  160057  RISE       1
I__56/O                       InMux                        662              7020  160057  RISE       1
counter_6_LC_2_11_6/in3       LogicCell40_SEQ_MODE_1000      0              7020  160057  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_5_LC_2_11_5/in3
Capture Clock    : counter_5_LC_2_11_5/clk
Setup Constraint : 166666p
Path slack       : 160336p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           4211
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6741
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
counter_4_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_1000      0              5801  155051  RISE       1
counter_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    278              6079  155051  RISE       2
I__57/I                       InMux                          0              6079  160336  RISE       1
I__57/O                       InMux                        662              6741  160336  RISE       1
counter_5_LC_2_11_5/in3       LogicCell40_SEQ_MODE_1000      0              6741  160336  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_4_LC_2_11_4/in3
Capture Clock    : counter_4_LC_2_11_4/clk
Setup Constraint : 166666p
Path slack       : 160614p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           3933
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6463
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
counter_3_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              5523  155051  RISE       1
counter_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    278              5801  155051  RISE       2
I__40/I                       InMux                          0              5801  160614  RISE       1
I__40/O                       InMux                        662              6463  160614  RISE       1
counter_4_LC_2_11_4/in3       LogicCell40_SEQ_MODE_1000      0              6463  160614  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_3_LC_2_11_3/in3
Capture Clock    : counter_3_LC_2_11_3/clk
Setup Constraint : 166666p
Path slack       : 160892p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           3655
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6185
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
counter_2_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              5245  155051  RISE       1
counter_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    278              5523  155051  RISE       2
I__41/I                       InMux                          0              5523  160892  RISE       1
I__41/O                       InMux                        662              6185  160892  RISE       1
counter_3_LC_2_11_3/in3       LogicCell40_SEQ_MODE_1000      0              6185  160892  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_2_LC_2_11_2/in3
Capture Clock    : counter_2_LC_2_11_2/clk
Setup Constraint : 166666p
Path slack       : 161170p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           3377
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5907
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
counter_1_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              4967  155051  RISE       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    278              5245  155051  RISE       2
I__42/I                       InMux                          0              5245  161170  RISE       1
I__42/O                       InMux                        662              5907  161170  RISE       1
counter_2_LC_2_11_2/in3       LogicCell40_SEQ_MODE_1000      0              5907  161170  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_1_LC_2_11_1/in3
Capture Clock    : counter_1_LC_2_11_1/clk
Setup Constraint : 166666p
Path slack       : 161448p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                   -728
------------------------------------------   ------ 
End-of-path required time (ps)               167077

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           3099
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5629
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                      LocalMux                       0              2530  155051  RISE       1
I__146/O                      LocalMux                    1099              3629  155051  RISE       1
I__148/I                      InMux                          0              3629  155051  RISE       1
I__148/O                      InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              4291  155051  RISE       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    675              4967  155051  RISE       2
I__43/I                       InMux                          0              4967  161448  RISE       1
I__43/O                       InMux                        662              5629  161448  RISE       1
counter_1_LC_2_11_1/in3       LogicCell40_SEQ_MODE_1000      0              5629  161448  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_ledZ0_LC_3_11_1/lcout
Path End         : o_ledZ0_LC_3_11_1/in1
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
o_ledZ0_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  162455  RISE       2
I__63/I                  LocalMux                       0              2530  162455  RISE       1
I__63/O                  LocalMux                    1099              3629  162455  RISE       1
I__65/I                  InMux                          0              3629  162455  RISE       1
I__65/O                  InMux                        662              4291  162455  RISE       1
o_ledZ0_LC_3_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20_LC_2_13_4/lcout
Path End         : counter_20_LC_2_13_4/in1
Capture Clock    : counter_20_LC_2_13_4/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_20_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158746  RISE       2
I__121/I                    LocalMux                       0              2530  162455  RISE       1
I__121/O                    LocalMux                    1099              3629  162455  RISE       1
I__123/I                    InMux                          0              3629  162455  RISE       1
I__123/O                    InMux                        662              4291  162455  RISE       1
counter_20_LC_2_13_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19_LC_2_13_3/lcout
Path End         : counter_19_LC_2_13_3/in1
Capture Clock    : counter_19_LC_2_13_3/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_19_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158283  RISE       2
I__143/I                    LocalMux                       0              2530  161448  RISE       1
I__143/O                    LocalMux                    1099              3629  161448  RISE       1
I__145/I                    InMux                          0              3629  161448  RISE       1
I__145/O                    InMux                        662              4291  161448  RISE       1
counter_19_LC_2_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_2_13_2/lcout
Path End         : counter_18_LC_2_13_2/in1
Capture Clock    : counter_18_LC_2_13_2/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158826  RISE       2
I__139/I                    LocalMux                       0              2530  161170  RISE       1
I__139/O                    LocalMux                    1099              3629  161170  RISE       1
I__141/I                    InMux                          0              3629  161170  RISE       1
I__141/O                    InMux                        662              4291  161170  RISE       1
counter_18_LC_2_13_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_2_13_1/lcout
Path End         : counter_17_LC_2_13_1/in1
Capture Clock    : counter_17_LC_2_13_1/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158892  RISE       2
I__135/I                    LocalMux                       0              2530  160892  RISE       1
I__135/O                    LocalMux                    1099              3629  160892  RISE       1
I__137/I                    InMux                          0              3629  160892  RISE       1
I__137/O                    InMux                        662              4291  160892  RISE       1
counter_17_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_2_13_0/lcout
Path End         : counter_16_LC_2_13_0/in1
Capture Clock    : counter_16_LC_2_13_0/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158680  RISE       2
I__125/I                    LocalMux                       0              2530  160614  RISE       1
I__125/O                    LocalMux                    1099              3629  160614  RISE       1
I__127/I                    InMux                          0              3629  160614  RISE       1
I__127/O                    InMux                        662              4291  160614  RISE       1
counter_16_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_2_12_7/lcout
Path End         : counter_15_LC_2_12_7/in1
Capture Clock    : counter_15_LC_2_12_7/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  159064  RISE       2
I__117/I                    LocalMux                       0              2530  159779  RISE       1
I__117/O                    LocalMux                    1099              3629  159779  RISE       1
I__119/I                    InMux                          0              3629  159779  RISE       1
I__119/O                    InMux                        662              4291  159779  RISE       1
counter_15_LC_2_12_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_2_12_6/lcout
Path End         : counter_14_LC_2_12_6/in1
Capture Clock    : counter_14_LC_2_12_6/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  159501  RISE       2
I__76/I                     LocalMux                       0              2530  159501  RISE       1
I__76/O                     LocalMux                    1099              3629  159501  RISE       1
I__78/I                     InMux                          0              3629  159501  RISE       1
I__78/O                     InMux                        662              4291  159501  RISE       1
counter_14_LC_2_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_2_12_5/lcout
Path End         : counter_13_LC_2_12_5/in1
Capture Clock    : counter_13_LC_2_12_5/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  159223  RISE       2
I__72/I                     LocalMux                       0              2530  159223  RISE       1
I__72/O                     LocalMux                    1099              3629  159223  RISE       1
I__74/I                     InMux                          0              3629  159223  RISE       1
I__74/O                     InMux                        662              4291  159223  RISE       1
counter_13_LC_2_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_2_12_4/lcout
Path End         : counter_12_LC_2_12_4/in1
Capture Clock    : counter_12_LC_2_12_4/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158945  RISE       2
I__101/I                    LocalMux                       0              2530  158945  RISE       1
I__101/O                    LocalMux                    1099              3629  158945  RISE       1
I__103/I                    InMux                          0              3629  158945  RISE       1
I__103/O                    InMux                        662              4291  158945  RISE       1
counter_12_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_2_12_3/lcout
Path End         : counter_11_LC_2_12_3/in1
Capture Clock    : counter_11_LC_2_12_3/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158667  RISE       2
I__106/I                    LocalMux                       0              2530  158667  RISE       1
I__106/O                    LocalMux                    1099              3629  158667  RISE       1
I__108/I                    InMux                          0              3629  158667  RISE       1
I__108/O                    InMux                        662              4291  158667  RISE       1
counter_11_LC_2_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_2_12_1/lcout
Path End         : counter_9_LC_2_12_1/in1
Capture Clock    : counter_9_LC_2_12_1/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158110  RISE       2
I__97/I                    LocalMux                       0              2530  158110  RISE       1
I__97/O                    LocalMux                    1099              3629  158110  RISE       1
I__99/I                    InMux                          0              3629  158110  RISE       1
I__99/O                    InMux                        662              4291  158110  RISE       1
counter_9_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_2_12_0/lcout
Path End         : counter_8_LC_2_12_0/in1
Capture Clock    : counter_8_LC_2_12_0/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  157832  RISE       2
I__156/I                   LocalMux                       0              2530  157832  RISE       1
I__156/O                   LocalMux                    1099              3629  157832  RISE       1
I__158/I                   InMux                          0              3629  157832  RISE       1
I__158/O                   InMux                        662              4291  157832  RISE       1
counter_8_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_2_11_6/lcout
Path End         : counter_6_LC_2_11_6/in1
Capture Clock    : counter_6_LC_2_11_6/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  156720  RISE       2
I__161/I                   LocalMux                       0              2530  156720  RISE       1
I__161/O                   LocalMux                    1099              3629  156720  RISE       1
I__163/I                   InMux                          0              3629  156720  RISE       1
I__163/O                   InMux                        662              4291  156720  RISE       1
counter_6_LC_2_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_11_5/lcout
Path End         : counter_5_LC_2_11_5/in1
Capture Clock    : counter_5_LC_2_11_5/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  156442  RISE       2
I__152/I                   LocalMux                       0              2530  156442  RISE       1
I__152/O                   LocalMux                    1099              3629  156442  RISE       1
I__154/I                   InMux                          0              3629  156442  RISE       1
I__154/O                   InMux                        662              4291  156442  RISE       1
counter_5_LC_2_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_2_11_4/lcout
Path End         : counter_4_LC_2_11_4/in1
Capture Clock    : counter_4_LC_2_11_4/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  156163  RISE       2
I__170/I                   LocalMux                       0              2530  156163  RISE       1
I__170/O                   LocalMux                    1099              3629  156163  RISE       1
I__172/I                   InMux                          0              3629  156163  RISE       1
I__172/O                   InMux                        662              4291  156163  RISE       1
counter_4_LC_2_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_2_11_3/lcout
Path End         : counter_3_LC_2_11_3/in1
Capture Clock    : counter_3_LC_2_11_3/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  155885  RISE       2
I__173/I                   LocalMux                       0              2530  155885  RISE       1
I__173/O                   LocalMux                    1099              3629  155885  RISE       1
I__175/I                   InMux                          0              3629  155885  RISE       1
I__175/O                   InMux                        662              4291  155885  RISE       1
counter_3_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_11_1/lcout
Path End         : counter_1_LC_2_11_1/in1
Capture Clock    : counter_1_LC_2_11_1/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  155329  RISE       2
I__178/I                   LocalMux                       0              2530  155329  RISE       1
I__178/O                   LocalMux                    1099              3629  155329  RISE       1
I__180/I                   InMux                          0              3629  155329  RISE       1
I__180/O                   InMux                        662              4291  155329  RISE       1
counter_1_LC_2_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_0_LC_2_11_0/in1
Capture Clock    : counter_0_LC_2_11_0/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  155051  RISE       2
I__146/I                   LocalMux                       0              2530  155051  RISE       1
I__146/O                   LocalMux                    1099              3629  155051  RISE       1
I__148/I                   InMux                          0              3629  155051  RISE       1
I__148/O                   InMux                        662              4291  155051  RISE       1
counter_0_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_2_12_2/lcout
Path End         : counter_10_LC_2_12_2/in1
Capture Clock    : counter_10_LC_2_12_2/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  158389  RISE       2
I__110/I                    LocalMux                       0              2530  158389  RISE       1
I__110/O                    LocalMux                    1099              3629  158389  RISE       1
I__112/I                    InMux                          0              3629  158389  RISE       1
I__112/O                    InMux                        662              4291  158389  RISE       1
counter_10_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_2_11_7/lcout
Path End         : counter_7_LC_2_11_7/in1
Capture Clock    : counter_7_LC_2_11_7/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  156998  RISE       2
I__165/I                   LocalMux                       0              2530  156998  RISE       1
I__165/O                   LocalMux                    1099              3629  156998  RISE       1
I__167/I                   InMux                          0              3629  156998  RISE       1
I__167/O                   InMux                        662              4291  156998  RISE       1
counter_7_LC_2_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_11_2/lcout
Path End         : counter_2_LC_2_11_2/in1
Capture Clock    : counter_2_LC_2_11_2/clk
Setup Constraint : 166666p
Path slack       : 162455p

Capture Clock Arrival Time (osc/CLKHF:R#2)   166666
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1139
- Setup Time                                  -1060
------------------------------------------   ------ 
End-of-path required time (ps)               166746

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4291
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530  155130  RISE       2
I__182/I                   LocalMux                       0              2530  155607  RISE       1
I__182/O                   LocalMux                    1099              3629  155607  RISE       1
I__184/I                   InMux                          0              3629  155607  RISE       1
I__184/O                   InMux                        662              4291  155607  RISE       1
counter_2_LC_2_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4291  162455  RISE       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_ledZ0_LC_3_11_1/lcout
Path End         : o_led
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           6842
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9372
 
Launch Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_ledZ0_LC_3_11_1/lcout          LogicCell40_SEQ_MODE_1000   1391              2530   +INF  RISE       2
I__64/I                          Odrv4                          0              2530   +INF  RISE       1
I__64/O                          Odrv4                        596              3126   +INF  RISE       1
I__66/I                          Span4Mux_v                     0              3126   +INF  RISE       1
I__66/O                          Span4Mux_v                   596              3722   +INF  RISE       1
I__67/I                          Span4Mux_v                     0              3722   +INF  RISE       1
I__67/O                          Span4Mux_v                   596              4318   +INF  RISE       1
I__68/I                          Span4Mux_s2_v                  0              4318   +INF  RISE       1
I__68/O                          Span4Mux_s2_v                437              4755   +INF  RISE       1
I__69/I                          LocalMux                       0              4755   +INF  RISE       1
I__69/O                          LocalMux                    1099              5854   +INF  RISE       1
I__70/I                          IoInMux                        0              5854   +INF  RISE       1
I__70/O                          IoInMux                      662              6516   +INF  RISE       1
o_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001         0              6516   +INF  RISE       1
o_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001       768              7284   +INF  FALL       1
o_led_obuf_iopad/DIN             IO_PAD                         0              7284   +INF  FALL       1
o_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9372   +INF  FALL       1
o_led                            top                            0              9372   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_ledZ0_LC_3_11_1/lcout
Path End         : o_ledZ0_LC_3_11_1/in1
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
o_ledZ0_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__63/I                  LocalMux                       0              2530   2662  FALL       1
I__63/O                  LocalMux                     768              3298   2662  FALL       1
I__65/I                  InMux                          0              3298   2662  FALL       1
I__65/O                  InMux                        503              3801   2662  FALL       1
o_ledZ0_LC_3_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20_LC_2_13_4/lcout
Path End         : counter_20_LC_2_13_4/in1
Capture Clock    : counter_20_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_20_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__121/I                    LocalMux                       0              2530   2662  FALL       1
I__121/O                    LocalMux                     768              3298   2662  FALL       1
I__123/I                    InMux                          0              3298   2662  FALL       1
I__123/O                    InMux                        503              3801   2662  FALL       1
counter_20_LC_2_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19_LC_2_13_3/lcout
Path End         : counter_19_LC_2_13_3/in1
Capture Clock    : counter_19_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_19_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__143/I                    LocalMux                       0              2530   2662  FALL       1
I__143/O                    LocalMux                     768              3298   2662  FALL       1
I__145/I                    InMux                          0              3298   2662  FALL       1
I__145/O                    InMux                        503              3801   2662  FALL       1
counter_19_LC_2_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_2_13_2/lcout
Path End         : counter_18_LC_2_13_2/in1
Capture Clock    : counter_18_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__139/I                    LocalMux                       0              2530   2662  FALL       1
I__139/O                    LocalMux                     768              3298   2662  FALL       1
I__141/I                    InMux                          0              3298   2662  FALL       1
I__141/O                    InMux                        503              3801   2662  FALL       1
counter_18_LC_2_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_2_13_1/lcout
Path End         : counter_17_LC_2_13_1/in1
Capture Clock    : counter_17_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__135/I                    LocalMux                       0              2530   2662  FALL       1
I__135/O                    LocalMux                     768              3298   2662  FALL       1
I__137/I                    InMux                          0              3298   2662  FALL       1
I__137/O                    InMux                        503              3801   2662  FALL       1
counter_17_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_2_13_0/lcout
Path End         : counter_16_LC_2_13_0/in1
Capture Clock    : counter_16_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__125/I                    LocalMux                       0              2530   2662  FALL       1
I__125/O                    LocalMux                     768              3298   2662  FALL       1
I__127/I                    InMux                          0              3298   2662  FALL       1
I__127/O                    InMux                        503              3801   2662  FALL       1
counter_16_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_2_12_7/lcout
Path End         : counter_15_LC_2_12_7/in1
Capture Clock    : counter_15_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__117/I                    LocalMux                       0              2530   2662  FALL       1
I__117/O                    LocalMux                     768              3298   2662  FALL       1
I__119/I                    InMux                          0              3298   2662  FALL       1
I__119/O                    InMux                        503              3801   2662  FALL       1
counter_15_LC_2_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_2_12_6/lcout
Path End         : counter_14_LC_2_12_6/in1
Capture Clock    : counter_14_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__76/I                     LocalMux                       0              2530   2662  FALL       1
I__76/O                     LocalMux                     768              3298   2662  FALL       1
I__78/I                     InMux                          0              3298   2662  FALL       1
I__78/O                     InMux                        503              3801   2662  FALL       1
counter_14_LC_2_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_2_12_5/lcout
Path End         : counter_13_LC_2_12_5/in1
Capture Clock    : counter_13_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__72/I                     LocalMux                       0              2530   2662  FALL       1
I__72/O                     LocalMux                     768              3298   2662  FALL       1
I__74/I                     InMux                          0              3298   2662  FALL       1
I__74/O                     InMux                        503              3801   2662  FALL       1
counter_13_LC_2_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_2_12_4/lcout
Path End         : counter_12_LC_2_12_4/in1
Capture Clock    : counter_12_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__101/I                    LocalMux                       0              2530   2662  FALL       1
I__101/O                    LocalMux                     768              3298   2662  FALL       1
I__103/I                    InMux                          0              3298   2662  FALL       1
I__103/O                    InMux                        503              3801   2662  FALL       1
counter_12_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_2_12_3/lcout
Path End         : counter_11_LC_2_12_3/in1
Capture Clock    : counter_11_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__106/I                    LocalMux                       0              2530   2662  FALL       1
I__106/O                    LocalMux                     768              3298   2662  FALL       1
I__108/I                    InMux                          0              3298   2662  FALL       1
I__108/O                    InMux                        503              3801   2662  FALL       1
counter_11_LC_2_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_2_12_2/lcout
Path End         : counter_10_LC_2_12_2/in1
Capture Clock    : counter_10_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__110/I                    LocalMux                       0              2530   2662  FALL       1
I__110/O                    LocalMux                     768              3298   2662  FALL       1
I__112/I                    InMux                          0              3298   2662  FALL       1
I__112/O                    InMux                        503              3801   2662  FALL       1
counter_10_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_2_12_1/lcout
Path End         : counter_9_LC_2_12_1/in1
Capture Clock    : counter_9_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__97/I                    LocalMux                       0              2530   2662  FALL       1
I__97/O                    LocalMux                     768              3298   2662  FALL       1
I__99/I                    InMux                          0              3298   2662  FALL       1
I__99/O                    InMux                        503              3801   2662  FALL       1
counter_9_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_2_12_0/lcout
Path End         : counter_8_LC_2_12_0/in1
Capture Clock    : counter_8_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__156/I                   LocalMux                       0              2530   2662  FALL       1
I__156/O                   LocalMux                     768              3298   2662  FALL       1
I__158/I                   InMux                          0              3298   2662  FALL       1
I__158/O                   InMux                        503              3801   2662  FALL       1
counter_8_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_2_11_7/lcout
Path End         : counter_7_LC_2_11_7/in1
Capture Clock    : counter_7_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__165/I                   LocalMux                       0              2530   2662  FALL       1
I__165/O                   LocalMux                     768              3298   2662  FALL       1
I__167/I                   InMux                          0              3298   2662  FALL       1
I__167/O                   InMux                        503              3801   2662  FALL       1
counter_7_LC_2_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_2_11_6/lcout
Path End         : counter_6_LC_2_11_6/in1
Capture Clock    : counter_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__161/I                   LocalMux                       0              2530   2662  FALL       1
I__161/O                   LocalMux                     768              3298   2662  FALL       1
I__163/I                   InMux                          0              3298   2662  FALL       1
I__163/O                   InMux                        503              3801   2662  FALL       1
counter_6_LC_2_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_11_5/lcout
Path End         : counter_5_LC_2_11_5/in1
Capture Clock    : counter_5_LC_2_11_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__152/I                   LocalMux                       0              2530   2662  FALL       1
I__152/O                   LocalMux                     768              3298   2662  FALL       1
I__154/I                   InMux                          0              3298   2662  FALL       1
I__154/O                   InMux                        503              3801   2662  FALL       1
counter_5_LC_2_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_2_11_4/lcout
Path End         : counter_4_LC_2_11_4/in1
Capture Clock    : counter_4_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__170/I                   LocalMux                       0              2530   2662  FALL       1
I__170/O                   LocalMux                     768              3298   2662  FALL       1
I__172/I                   InMux                          0              3298   2662  FALL       1
I__172/O                   InMux                        503              3801   2662  FALL       1
counter_4_LC_2_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_2_11_3/lcout
Path End         : counter_3_LC_2_11_3/in1
Capture Clock    : counter_3_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__173/I                   LocalMux                       0              2530   2662  FALL       1
I__173/O                   LocalMux                     768              3298   2662  FALL       1
I__175/I                   InMux                          0              3298   2662  FALL       1
I__175/O                   InMux                        503              3801   2662  FALL       1
counter_3_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_11_2/lcout
Path End         : counter_2_LC_2_11_2/in1
Capture Clock    : counter_2_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__182/I                   LocalMux                       0              2530   2662  FALL       1
I__182/O                   LocalMux                     768              3298   2662  FALL       1
I__184/I                   InMux                          0              3298   2662  FALL       1
I__184/O                   InMux                        503              3801   2662  FALL       1
counter_2_LC_2_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_11_1/lcout
Path End         : counter_1_LC_2_11_1/in1
Capture Clock    : counter_1_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__178/I                   LocalMux                       0              2530   2662  FALL       1
I__178/O                   LocalMux                     768              3298   2662  FALL       1
I__180/I                   InMux                          0              3298   2662  FALL       1
I__180/O                   InMux                        503              3801   2662  FALL       1
counter_1_LC_2_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_0_LC_2_11_0/in1
Capture Clock    : counter_0_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3801
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__146/I                   LocalMux                       0              2530   2662  FALL       1
I__146/O                   LocalMux                     768              3298   2662  FALL       1
I__148/I                   InMux                          0              3298   2662  FALL       1
I__148/O                   InMux                        503              3801   2662  FALL       1
counter_0_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3801   2662  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_2_12_5/lcout
Path End         : o_ledZ0_LC_3_11_1/in2
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           1854
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4384
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_2_12_5/lcout   LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__73/I                      LocalMux                       0              2530   3245  FALL       1
I__73/O                      LocalMux                     768              3298   3245  FALL       1
I__75/I                      InMux                          0              3298   3245  FALL       1
I__75/O                      InMux                        503              3801   3245  FALL       1
o_led_RNO_2_LC_3_11_0/in3    LogicCell40_SEQ_MODE_0000      0              3801   3245  FALL       1
o_led_RNO_2_LC_3_11_0/ltout  LogicCell40_SEQ_MODE_0000    583              4384   3245  RISE       1
I__71/I                      CascadeMux                     0              4384   3245  RISE       1
I__71/O                      CascadeMux                     0              4384   3245  RISE       1
o_ledZ0_LC_3_11_1/in2        LogicCell40_SEQ_MODE_1000      0              4384   3245  RISE       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19_LC_2_13_3/lcout
Path End         : counter_20_LC_2_13_4/in3
Capture Clock    : counter_20_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_19_LC_2_13_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__143/I                       LocalMux                       0              2530   2662  FALL       1
I__143/O                       LocalMux                     768              3298   2662  FALL       1
I__145/I                       InMux                          0              3298   2662  FALL       1
I__145/O                       InMux                        503              3801   2662  FALL       1
counter_19_LC_2_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_19_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       1
I__80/I                        InMux                          0              4463   3828  FALL       1
I__80/O                        InMux                        503              4967   3828  FALL       1
counter_20_LC_2_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_20_LC_2_13_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_2_13_2/lcout
Path End         : counter_19_LC_2_13_3/in3
Capture Clock    : counter_19_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_2_13_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__139/I                       LocalMux                       0              2530   2662  FALL       1
I__139/O                       LocalMux                     768              3298   2662  FALL       1
I__141/I                       InMux                          0              3298   2662  FALL       1
I__141/O                       InMux                        503              3801   2662  FALL       1
counter_18_LC_2_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_18_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__81/I                        InMux                          0              4463   3828  FALL       1
I__81/O                        InMux                        503              4967   3828  FALL       1
counter_19_LC_2_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_19_LC_2_13_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_2_13_1/lcout
Path End         : counter_18_LC_2_13_2/in3
Capture Clock    : counter_18_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_2_13_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__135/I                       LocalMux                       0              2530   2662  FALL       1
I__135/O                       LocalMux                     768              3298   2662  FALL       1
I__137/I                       InMux                          0              3298   2662  FALL       1
I__137/O                       InMux                        503              3801   2662  FALL       1
counter_17_LC_2_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_17_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__82/I                        InMux                          0              4463   3828  FALL       1
I__82/O                        InMux                        503              4967   3828  FALL       1
counter_18_LC_2_13_2/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_18_LC_2_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_2_13_0/lcout
Path End         : counter_17_LC_2_13_1/in3
Capture Clock    : counter_17_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__125/I                       LocalMux                       0              2530   2662  FALL       1
I__125/O                       LocalMux                     768              3298   2662  FALL       1
I__127/I                       InMux                          0              3298   2662  FALL       1
I__127/O                       InMux                        503              3801   2662  FALL       1
counter_16_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_16_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__83/I                        InMux                          0              4463   3828  FALL       1
I__83/O                        InMux                        503              4967   3828  FALL       1
counter_17_LC_2_13_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_17_LC_2_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_2_12_6/lcout
Path End         : counter_15_LC_2_12_7/in3
Capture Clock    : counter_15_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_2_12_6/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__76/I                        LocalMux                       0              2530   2662  FALL       1
I__76/O                        LocalMux                     768              3298   2662  FALL       1
I__78/I                        InMux                          0              3298   2662  FALL       1
I__78/O                        InMux                        503              3801   2662  FALL       1
counter_14_LC_2_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_14_LC_2_12_6/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__85/I                        InMux                          0              4463   3828  FALL       1
I__85/O                        InMux                        503              4967   3828  FALL       1
counter_15_LC_2_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_2_12_5/lcout
Path End         : counter_14_LC_2_12_6/in3
Capture Clock    : counter_14_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__72/I                        LocalMux                       0              2530   2662  FALL       1
I__72/O                        LocalMux                     768              3298   2662  FALL       1
I__74/I                        InMux                          0              3298   2662  FALL       1
I__74/O                        InMux                        503              3801   2662  FALL       1
counter_13_LC_2_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_13_LC_2_12_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__86/I                        InMux                          0              4463   3828  FALL       1
I__86/O                        InMux                        503              4967   3828  FALL       1
counter_14_LC_2_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_14_LC_2_12_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_2_12_4/lcout
Path End         : counter_13_LC_2_12_5/in3
Capture Clock    : counter_13_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_2_12_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__101/I                       LocalMux                       0              2530   2662  FALL       1
I__101/O                       LocalMux                     768              3298   2662  FALL       1
I__103/I                       InMux                          0              3298   2662  FALL       1
I__103/O                       InMux                        503              3801   2662  FALL       1
counter_12_LC_2_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_12_LC_2_12_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__49/I                        InMux                          0              4463   3828  FALL       1
I__49/O                        InMux                        503              4967   3828  FALL       1
counter_13_LC_2_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_13_LC_2_12_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_2_12_3/lcout
Path End         : counter_12_LC_2_12_4/in3
Capture Clock    : counter_12_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_2_12_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__106/I                       LocalMux                       0              2530   2662  FALL       1
I__106/O                       LocalMux                     768              3298   2662  FALL       1
I__108/I                       InMux                          0              3298   2662  FALL       1
I__108/O                       InMux                        503              3801   2662  FALL       1
counter_11_LC_2_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_11_LC_2_12_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__50/I                        InMux                          0              4463   3828  FALL       1
I__50/O                        InMux                        503              4967   3828  FALL       1
counter_12_LC_2_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_12_LC_2_12_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_2_12_2/lcout
Path End         : counter_11_LC_2_12_3/in3
Capture Clock    : counter_11_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_2_12_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__110/I                       LocalMux                       0              2530   2662  FALL       1
I__110/O                       LocalMux                     768              3298   2662  FALL       1
I__112/I                       InMux                          0              3298   2662  FALL       1
I__112/O                       InMux                        503              3801   2662  FALL       1
counter_10_LC_2_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_10_LC_2_12_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__51/I                        InMux                          0              4463   3828  FALL       1
I__51/O                        InMux                        503              4967   3828  FALL       1
counter_11_LC_2_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_11_LC_2_12_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_2_12_1/lcout
Path End         : counter_10_LC_2_12_2/in3
Capture Clock    : counter_10_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_2_12_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__97/I                       LocalMux                       0              2530   2662  FALL       1
I__97/O                       LocalMux                     768              3298   2662  FALL       1
I__99/I                       InMux                          0              3298   2662  FALL       1
I__99/O                       InMux                        503              3801   2662  FALL       1
counter_9_LC_2_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_9_LC_2_12_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__52/I                       InMux                          0              4463   3828  FALL       1
I__52/O                       InMux                        503              4967   3828  FALL       1
counter_10_LC_2_12_2/in3      LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_10_LC_2_12_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_2_12_0/lcout
Path End         : counter_9_LC_2_12_1/in3
Capture Clock    : counter_9_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_2_12_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__156/I                      LocalMux                       0              2530   2662  FALL       1
I__156/O                      LocalMux                     768              3298   2662  FALL       1
I__158/I                      InMux                          0              3298   2662  FALL       1
I__158/O                      InMux                        503              3801   2662  FALL       1
counter_8_LC_2_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_8_LC_2_12_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__53/I                       InMux                          0              4463   3828  FALL       1
I__53/O                       InMux                        503              4967   3828  FALL       1
counter_9_LC_2_12_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_2_11_6/lcout
Path End         : counter_7_LC_2_11_7/in3
Capture Clock    : counter_7_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_2_11_6/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__161/I                      LocalMux                       0              2530   2662  FALL       1
I__161/O                      LocalMux                     768              3298   2662  FALL       1
I__163/I                      InMux                          0              3298   2662  FALL       1
I__163/O                      InMux                        503              3801   2662  FALL       1
counter_6_LC_2_11_6/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_6_LC_2_11_6/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__55/I                       InMux                          0              4463   3828  FALL       1
I__55/O                       InMux                        503              4967   3828  FALL       1
counter_7_LC_2_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_11_5/lcout
Path End         : counter_6_LC_2_11_6/in3
Capture Clock    : counter_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__152/I                      LocalMux                       0              2530   2662  FALL       1
I__152/O                      LocalMux                     768              3298   2662  FALL       1
I__154/I                      InMux                          0              3298   2662  FALL       1
I__154/O                      InMux                        503              3801   2662  FALL       1
counter_5_LC_2_11_5/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_5_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__56/I                       InMux                          0              4463   3828  FALL       1
I__56/O                       InMux                        503              4967   3828  FALL       1
counter_6_LC_2_11_6/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_2_11_4/lcout
Path End         : counter_5_LC_2_11_5/in3
Capture Clock    : counter_5_LC_2_11_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_2_11_4/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__170/I                      LocalMux                       0              2530   2662  FALL       1
I__170/O                      LocalMux                     768              3298   2662  FALL       1
I__172/I                      InMux                          0              3298   2662  FALL       1
I__172/O                      InMux                        503              3801   2662  FALL       1
counter_4_LC_2_11_4/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_4_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__57/I                       InMux                          0              4463   3828  FALL       1
I__57/O                       InMux                        503              4967   3828  FALL       1
counter_5_LC_2_11_5/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_2_11_3/lcout
Path End         : counter_4_LC_2_11_4/in3
Capture Clock    : counter_4_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_2_11_3/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__173/I                      LocalMux                       0              2530   2662  FALL       1
I__173/O                      LocalMux                     768              3298   2662  FALL       1
I__175/I                      InMux                          0              3298   2662  FALL       1
I__175/O                      InMux                        503              3801   2662  FALL       1
counter_3_LC_2_11_3/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_3_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__40/I                       InMux                          0              4463   3828  FALL       1
I__40/O                       InMux                        503              4967   3828  FALL       1
counter_4_LC_2_11_4/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_4_LC_2_11_4/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_11_2/lcout
Path End         : counter_3_LC_2_11_3/in3
Capture Clock    : counter_3_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_11_2/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__182/I                      LocalMux                       0              2530   2662  FALL       1
I__182/O                      LocalMux                     768              3298   2662  FALL       1
I__184/I                      InMux                          0              3298   2662  FALL       1
I__184/O                      InMux                        503              3801   2662  FALL       1
counter_2_LC_2_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_2_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__41/I                       InMux                          0              4463   3828  FALL       1
I__41/O                       InMux                        503              4967   3828  FALL       1
counter_3_LC_2_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_3_LC_2_11_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_11_1/lcout
Path End         : counter_2_LC_2_11_2/in3
Capture Clock    : counter_2_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_11_1/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__178/I                      LocalMux                       0              2530   2662  FALL       1
I__178/O                      LocalMux                     768              3298   2662  FALL       1
I__180/I                      InMux                          0              3298   2662  FALL       1
I__180/O                      InMux                        503              3801   2662  FALL       1
counter_1_LC_2_11_1/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_1_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__42/I                       InMux                          0              4463   3828  FALL       1
I__42/O                       InMux                        503              4967   3828  FALL       1
counter_2_LC_2_11_2/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_2_LC_2_11_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_11_0/lcout
Path End         : counter_1_LC_2_11_1/in3
Capture Clock    : counter_1_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4967
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_0_LC_2_11_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__146/I                      LocalMux                       0              2530   2662  FALL       1
I__146/O                      LocalMux                     768              3298   2662  FALL       1
I__148/I                      InMux                          0              3298   2662  FALL       1
I__148/O                      InMux                        503              3801   2662  FALL       1
counter_0_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3801   3828  FALL       1
counter_0_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    662              4463   3828  FALL       2
I__43/I                       InMux                          0              4463   3828  FALL       1
I__43/O                       InMux                        503              4967   3828  FALL       1
counter_1_LC_2_11_1/in3       LogicCell40_SEQ_MODE_1000      0              4967   3828  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_1_LC_2_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_2_12_7/lcout
Path End         : counter_16_LC_2_13_0/in3
Capture Clock    : counter_16_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2887
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5417
 
Launch Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__60/I                   ClkMux                         0               252  RISE       1
I__60/O                   ClkMux                       887              1139  RISE       1
counter_15_LC_2_12_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_2_12_7/lcout       LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__117/I                         LocalMux                       0              2530   2662  FALL       1
I__117/O                         LocalMux                     768              3298   2662  FALL       1
I__119/I                         InMux                          0              3298   2662  FALL       1
I__119/O                         InMux                        503              3801   2662  FALL       1
counter_15_LC_2_12_7/in1         LogicCell40_SEQ_MODE_1000      0              3801   4278  FALL       1
counter_15_LC_2_12_7/carryout    LogicCell40_SEQ_MODE_1000    662              4463   4278  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              4463   4278  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout  ICE_CARRY_IN_MUX             450              4914   4278  FALL       2
I__84/I                          InMux                          0              4914   4278  FALL       1
I__84/O                          InMux                        503              5417   4278  FALL       1
counter_16_LC_2_13_0/in3         LogicCell40_SEQ_MODE_1000      0              5417   4278  FALL       1

Capture Clock Path
pin name                  model name                 delay  cumulative delay  edge  Fanout
------------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                 SB_HFOSC                       0                 0  RISE      22
I__58/I                   GlobalMux                      0                 0  RISE       1
I__58/O                   GlobalMux                    252               252  RISE       1
I__59/I                   ClkMux                         0               252  RISE       1
I__59/O                   ClkMux                       887              1139  RISE       1
counter_16_LC_2_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_2_11_7/lcout
Path End         : counter_8_LC_2_12_0/in3
Capture Clock    : counter_8_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           2887
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5417
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_7_LC_2_11_7/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_2_11_7/lcout        LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__165/I                         LocalMux                       0              2530   2662  FALL       1
I__165/O                         LocalMux                     768              3298   2662  FALL       1
I__167/I                         InMux                          0              3298   2662  FALL       1
I__167/O                         InMux                        503              3801   2662  FALL       1
counter_7_LC_2_11_7/in1          LogicCell40_SEQ_MODE_1000      0              3801   4278  FALL       1
counter_7_LC_2_11_7/carryout     LogicCell40_SEQ_MODE_1000    662              4463   4278  FALL       1
IN_MUX_bfv_2_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              4463   4278  FALL       1
IN_MUX_bfv_2_12_0_/carryinitout  ICE_CARRY_IN_MUX             450              4914   4278  FALL       2
I__54/I                          InMux                          0              4914   4278  FALL       1
I__54/O                          InMux                        503              5417   4278  FALL       1
counter_8_LC_2_12_0/in3          LogicCell40_SEQ_MODE_1000      0              5417   4278  FALL       1

Capture Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_8_LC_2_12_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_2_12_1/lcout
Path End         : o_ledZ0_LC_3_11_1/in0
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           3417
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5947
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__60/I                  ClkMux                         0               252  RISE       1
I__60/O                  ClkMux                       887              1139  RISE       1
counter_9_LC_2_12_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_2_12_1/lcout    LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__98/I                      LocalMux                       0              2530   4808  FALL       1
I__98/O                      LocalMux                     768              3298   4808  FALL       1
I__100/I                     InMux                          0              3298   4808  FALL       1
I__100/O                     InMux                        503              3801   4808  FALL       1
o_led_RNO_1_LC_3_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3801   4808  FALL       1
o_led_RNO_1_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_0000    874              4675   4808  FALL       1
I__95/I                      LocalMux                       0              4675   4808  FALL       1
I__95/O                      LocalMux                     768              5444   4808  FALL       1
I__96/I                      InMux                          0              5444   4808  FALL       1
I__96/O                      InMux                        503              5947   4808  FALL       1
o_ledZ0_LC_3_11_1/in0        LogicCell40_SEQ_MODE_1000      0              5947   4808  FALL       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_2_11_5/lcout
Path End         : o_ledZ0_LC_3_11_1/in3
Capture Clock    : o_ledZ0_LC_3_11_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (osc/CLKHF:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1139
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               1139

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           3417
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5947
 
Launch Clock Path
pin name                 model name                 delay  cumulative delay  edge  Fanout
-----------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF                SB_HFOSC                       0                 0  RISE      22
I__58/I                  GlobalMux                      0                 0  RISE       1
I__58/O                  GlobalMux                    252               252  RISE       1
I__61/I                  ClkMux                         0               252  RISE       1
I__61/O                  ClkMux                       887              1139  RISE       1
counter_5_LC_2_11_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_2_11_5/lcout    LogicCell40_SEQ_MODE_1000   1391              2530   2662  FALL       2
I__153/I                     LocalMux                       0              2530   4808  FALL       1
I__153/O                     LocalMux                     768              3298   4808  FALL       1
I__155/I                     InMux                          0              3298   4808  FALL       1
I__155/O                     InMux                        503              3801   4808  FALL       1
o_led_RNO_0_LC_3_11_5/in3    LogicCell40_SEQ_MODE_0000      0              3801   4808  FALL       1
o_led_RNO_0_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_0000    874              4675   4808  FALL       1
I__150/I                     LocalMux                       0              4675   4808  FALL       1
I__150/O                     LocalMux                     768              5444   4808  FALL       1
I__151/I                     InMux                          0              5444   4808  FALL       1
I__151/O                     InMux                        503              5947   4808  FALL       1
o_ledZ0_LC_3_11_1/in3        LogicCell40_SEQ_MODE_1000      0              5947   4808  FALL       1

Capture Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_ledZ0_LC_3_11_1/lcout
Path End         : o_led
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                           6842
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9372
 
Launch Clock Path
pin name               model name                 delay  cumulative delay  edge  Fanout
---------------------  -------------------------  -----  ----------------  ----  ------
osc/CLKHF              SB_HFOSC                       0                 0  RISE      22
I__58/I                GlobalMux                      0                 0  RISE       1
I__58/O                GlobalMux                    252               252  RISE       1
I__62/I                ClkMux                         0               252  RISE       1
I__62/O                ClkMux                       887              1139  RISE       1
o_ledZ0_LC_3_11_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_ledZ0_LC_3_11_1/lcout          LogicCell40_SEQ_MODE_1000   1391              2530   +INF  RISE       2
I__64/I                          Odrv4                          0              2530   +INF  RISE       1
I__64/O                          Odrv4                        596              3126   +INF  RISE       1
I__66/I                          Span4Mux_v                     0              3126   +INF  RISE       1
I__66/O                          Span4Mux_v                   596              3722   +INF  RISE       1
I__67/I                          Span4Mux_v                     0              3722   +INF  RISE       1
I__67/O                          Span4Mux_v                   596              4318   +INF  RISE       1
I__68/I                          Span4Mux_s2_v                  0              4318   +INF  RISE       1
I__68/O                          Span4Mux_s2_v                437              4755   +INF  RISE       1
I__69/I                          LocalMux                       0              4755   +INF  RISE       1
I__69/O                          LocalMux                    1099              5854   +INF  RISE       1
I__70/I                          IoInMux                        0              5854   +INF  RISE       1
I__70/O                          IoInMux                      662              6516   +INF  RISE       1
o_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001         0              6516   +INF  RISE       1
o_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001       768              7284   +INF  FALL       1
o_led_obuf_iopad/DIN             IO_PAD                         0              7284   +INF  FALL       1
o_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9372   +INF  FALL       1
o_led                            top                            0              9372   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

