<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>
defines: 
time_elapsed: 1.472s
ram usage: 41024 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5r_9a_lw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:1</a>: No timescale set for &#34;busdriver&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:13</a>: No timescale set for &#34;busdriver_equiv&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>: No timescale set for &#34;dffn&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>: No timescale set for &#34;MxN_pipeline&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>: Compile module &#34;work@MxN_pipeline&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:1</a>: Compile module &#34;work@busdriver&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:13</a>: Compile module &#34;work@busdriver_equiv&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>: Compile module &#34;work@dffn&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:1</a>: Implicit port type (wire) for &#34;bushigh&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:13</a>: Implicit port type (wire) for &#34;bushigh&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>: Implicit port type (wire) for &#34;q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:1</a>: Top level module &#34;work@busdriver&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:13</a>: Top level module &#34;work@busdriver_equiv&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>: Top level module &#34;work@MxN_pipeline&#34;.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:5</a>: Cannot find a module definition for &#34;work@busdriver::driver&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:6</a>: Cannot find a module definition for &#34;work@busdriver::driver&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:7</a>: Cannot find a module definition for &#34;work@busdriver::driver&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:8</a>: Cannot find a module definition for &#34;work@busdriver::driver&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:17</a>: Cannot find a module definition for &#34;work@busdriver_equiv::driver&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>: Cannot find a module definition for &#34;work@dffn::DFF&#34;.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 19.

[NTE:EL0511] Nb leaf instances: 12.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 12.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 12
+ cat /tmpfs/tmp/tmp5r_9a_lw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_busdriver
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5r_9a_lw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5r_9a_lw/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@busdriver)
 |vpiName:work@busdriver
 |uhdmallPackages:
 \_package: builtin, parent:work@busdriver
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@MxN_pipeline, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:32, parent:work@busdriver
   |vpiDefName:work@MxN_pipeline
   |vpiFullName:work@MxN_pipeline
   |vpiPort:
   \_port: (in), line:32
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:32
         |vpiName:in
         |vpiFullName:work@MxN_pipeline.in
   |vpiPort:
   \_port: (out), line:32
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:32
         |vpiName:out
         |vpiFullName:work@MxN_pipeline.out
   |vpiPort:
   \_port: (clk), line:32
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:32
         |vpiName:clk
         |vpiFullName:work@MxN_pipeline.clk
   |vpiNet:
   \_logic_net: (t), line:37
     |vpiName:t
     |vpiFullName:work@MxN_pipeline.t
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (in), line:32
   |vpiNet:
   \_logic_net: (out), line:32
   |vpiNet:
   \_logic_net: (clk), line:32
   |vpiParamAssign:
   \_param_assign: , line:33
     |vpiRhs:
     \_constant: , line:33
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (M), line:33
       |vpiName:M
   |vpiParamAssign:
   \_param_assign: , line:33
     |vpiRhs:
     \_constant: , line:33
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (N), line:33
       |vpiName:N
   |vpiParameter:
   \_parameter: (M), line:33
   |vpiParameter:
   \_parameter: (N), line:33
 |uhdmallModules:
 \_module: work@busdriver, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:1, parent:work@busdriver
   |vpiDefName:work@busdriver
   |vpiFullName:work@busdriver
   |vpiPort:
   \_port: (busin), line:1
     |vpiName:busin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busin), line:1
         |vpiName:busin
         |vpiFullName:work@busdriver.busin
   |vpiPort:
   \_port: (bushigh), line:1
     |vpiName:bushigh
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bushigh), line:1
         |vpiName:bushigh
         |vpiFullName:work@busdriver.bushigh
   |vpiPort:
   \_port: (buslow), line:1
     |vpiName:buslow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (buslow), line:1
         |vpiName:buslow
         |vpiFullName:work@busdriver.buslow
   |vpiPort:
   \_port: (enh), line:1
     |vpiName:enh
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enh), line:1
         |vpiName:enh
         |vpiFullName:work@busdriver.enh
   |vpiPort:
   \_port: (enl), line:1
     |vpiName:enl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enl), line:1
         |vpiName:enl
         |vpiFullName:work@busdriver.enl
   |vpiNet:
   \_logic_net: (busin), line:1
   |vpiNet:
   \_logic_net: (bushigh), line:1
   |vpiNet:
   \_logic_net: (buslow), line:1
   |vpiNet:
   \_logic_net: (enh), line:1
   |vpiNet:
   \_logic_net: (enl), line:1
 |uhdmallModules:
 \_module: work@busdriver_equiv, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:13, parent:work@busdriver
   |vpiDefName:work@busdriver_equiv
   |vpiFullName:work@busdriver_equiv
   |vpiPort:
   \_port: (busin), line:13
     |vpiName:busin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busin), line:13
         |vpiName:busin
         |vpiFullName:work@busdriver_equiv.busin
   |vpiPort:
   \_port: (bushigh), line:13
     |vpiName:bushigh
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bushigh), line:13
         |vpiName:bushigh
         |vpiFullName:work@busdriver_equiv.bushigh
   |vpiPort:
   \_port: (buslow), line:13
     |vpiName:buslow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (buslow), line:13
         |vpiName:buslow
         |vpiFullName:work@busdriver_equiv.buslow
   |vpiPort:
   \_port: (enh), line:13
     |vpiName:enh
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enh), line:13
         |vpiName:enh
         |vpiFullName:work@busdriver_equiv.enh
   |vpiPort:
   \_port: (enl), line:13
     |vpiName:enl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enl), line:13
         |vpiName:enl
         |vpiFullName:work@busdriver_equiv.enl
   |vpiNet:
   \_logic_net: (busin), line:13
   |vpiNet:
   \_logic_net: (bushigh), line:13
   |vpiNet:
   \_logic_net: (buslow), line:13
   |vpiNet:
   \_logic_net: (enh), line:13
   |vpiNet:
   \_logic_net: (enl), line:13
 |uhdmallModules:
 \_module: work@dffn, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:23, parent:work@busdriver
   |vpiDefName:work@dffn
   |vpiFullName:work@dffn
   |vpiPort:
   \_port: (q), line:23
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:23
         |vpiName:q
         |vpiFullName:work@dffn.q
   |vpiPort:
   \_port: (d), line:23
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:23
         |vpiName:d
         |vpiFullName:work@dffn.d
   |vpiPort:
   \_port: (clk), line:23
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:23
         |vpiName:clk
         |vpiFullName:work@dffn.clk
   |vpiNet:
   \_logic_net: (q), line:23
   |vpiNet:
   \_logic_net: (d), line:23
   |vpiNet:
   \_logic_net: (clk), line:23
   |vpiParamAssign:
   \_param_assign: , line:24
     |vpiRhs:
     \_constant: , line:24
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (bits), line:24
       |vpiName:bits
   |vpiParameter:
   \_parameter: (bits), line:24
 |uhdmtopModules:
 \_module: work@busdriver (work@busdriver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:1
   |vpiDefName:work@busdriver
   |vpiName:work@busdriver
   |vpiPort:
   \_port: (busin), line:1, parent:work@busdriver
     |vpiName:busin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busin), line:1, parent:work@busdriver
         |vpiName:busin
         |vpiFullName:work@busdriver.busin
         |vpiRange:
         \_range: , line:2
           |vpiLeftRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bushigh), line:1, parent:work@busdriver
     |vpiName:bushigh
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bushigh), line:1, parent:work@busdriver
         |vpiName:bushigh
         |vpiFullName:work@busdriver.bushigh
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (buslow), line:1, parent:work@busdriver
     |vpiName:buslow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (buslow), line:1, parent:work@busdriver
         |vpiName:buslow
         |vpiFullName:work@busdriver.buslow
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (enh), line:1, parent:work@busdriver
     |vpiName:enh
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enh), line:1, parent:work@busdriver
         |vpiName:enh
         |vpiFullName:work@busdriver.enh
   |vpiPort:
   \_port: (enl), line:1, parent:work@busdriver
     |vpiName:enl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enl), line:1, parent:work@busdriver
         |vpiName:enl
         |vpiFullName:work@busdriver.enl
   |vpiModule:
   \_module: work@busdriver::driver (busar3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:5, parent:work@busdriver
     |vpiDefName:work@busdriver::driver
     |vpiName:busar3
     |vpiFullName:work@busdriver.busar3
     |vpiInstance:
     \_module: work@busdriver (work@busdriver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:1
   |vpiModule:
   \_module: work@busdriver::driver (busar2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:6, parent:work@busdriver
     |vpiDefName:work@busdriver::driver
     |vpiName:busar2
     |vpiFullName:work@busdriver.busar2
     |vpiInstance:
     \_module: work@busdriver (work@busdriver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:1
   |vpiModule:
   \_module: work@busdriver::driver (busar1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:7, parent:work@busdriver
     |vpiDefName:work@busdriver::driver
     |vpiName:busar1
     |vpiFullName:work@busdriver.busar1
     |vpiInstance:
     \_module: work@busdriver (work@busdriver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:1
   |vpiModule:
   \_module: work@busdriver::driver (busar0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:8, parent:work@busdriver
     |vpiDefName:work@busdriver::driver
     |vpiName:busar0
     |vpiFullName:work@busdriver.busar0
     |vpiInstance:
     \_module: work@busdriver (work@busdriver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:1
   |vpiNet:
   \_logic_net: (busin), line:1, parent:work@busdriver
   |vpiNet:
   \_logic_net: (bushigh), line:1, parent:work@busdriver
   |vpiNet:
   \_logic_net: (buslow), line:1, parent:work@busdriver
   |vpiNet:
   \_logic_net: (enh), line:1, parent:work@busdriver
   |vpiNet:
   \_logic_net: (enl), line:1, parent:work@busdriver
 |uhdmtopModules:
 \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:13
   |vpiDefName:work@busdriver_equiv
   |vpiName:work@busdriver_equiv
   |vpiPort:
   \_port: (busin), line:13, parent:work@busdriver_equiv
     |vpiName:busin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busin), line:13, parent:work@busdriver_equiv
         |vpiName:busin
         |vpiFullName:work@busdriver_equiv.busin
         |vpiRange:
         \_range: , line:14
           |vpiLeftRange:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bushigh), line:13, parent:work@busdriver_equiv
     |vpiName:bushigh
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bushigh), line:13, parent:work@busdriver_equiv
         |vpiName:bushigh
         |vpiFullName:work@busdriver_equiv.bushigh
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (buslow), line:13, parent:work@busdriver_equiv
     |vpiName:buslow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (buslow), line:13, parent:work@busdriver_equiv
         |vpiName:buslow
         |vpiFullName:work@busdriver_equiv.buslow
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (enh), line:13, parent:work@busdriver_equiv
     |vpiName:enh
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enh), line:13, parent:work@busdriver_equiv
         |vpiName:enh
         |vpiFullName:work@busdriver_equiv.enh
   |vpiPort:
   \_port: (enl), line:13, parent:work@busdriver_equiv
     |vpiName:enl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enl), line:13, parent:work@busdriver_equiv
         |vpiName:enl
         |vpiFullName:work@busdriver_equiv.enl
   |vpiModule:
   \_module: work@busdriver_equiv::driver (busar0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:17, parent:work@busdriver_equiv
     |vpiDefName:work@busdriver_equiv::driver
     |vpiName:busar0
     |vpiFullName:work@busdriver_equiv.busar0
     |vpiPort:
     \_port: (out), parent:busar0
       |vpiName:out
       |vpiHighConn:
       \_operation: , line:18
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:18
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:18
           |vpiName:buslow
     |vpiPort:
     \_port: (in), parent:busar0
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (busin), line:18
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:13, parent:work@busdriver_equiv
     |vpiPort:
     \_port: (en), parent:busar0
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:19
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:13
   |vpiModule:
   \_module: work@busdriver_equiv::driver (busar1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:17, parent:work@busdriver_equiv
     |vpiDefName:work@busdriver_equiv::driver
     |vpiName:busar1
     |vpiFullName:work@busdriver_equiv.busar1
     |vpiPort:
     \_port: (out), parent:busar1
       |vpiName:out
       |vpiHighConn:
       \_operation: , line:18
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:18
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:18
           |vpiName:buslow
     |vpiPort:
     \_port: (in), parent:busar1
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (busin), line:18
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:13, parent:work@busdriver_equiv
     |vpiPort:
     \_port: (en), parent:busar1
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:19
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:13
   |vpiModule:
   \_module: work@busdriver_equiv::driver (busar2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:17, parent:work@busdriver_equiv
     |vpiDefName:work@busdriver_equiv::driver
     |vpiName:busar2
     |vpiFullName:work@busdriver_equiv.busar2
     |vpiPort:
     \_port: (out), parent:busar2
       |vpiName:out
       |vpiHighConn:
       \_operation: , line:18
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:18
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:18
           |vpiName:buslow
     |vpiPort:
     \_port: (in), parent:busar2
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (busin), line:18
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:13, parent:work@busdriver_equiv
     |vpiPort:
     \_port: (en), parent:busar2
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:19
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:13
   |vpiModule:
   \_module: work@busdriver_equiv::driver (busar3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:17, parent:work@busdriver_equiv
     |vpiDefName:work@busdriver_equiv::driver
     |vpiName:busar3
     |vpiFullName:work@busdriver_equiv.busar3
     |vpiPort:
     \_port: (out), parent:busar3
       |vpiName:out
       |vpiHighConn:
       \_operation: , line:18
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:18
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:18
           |vpiName:buslow
     |vpiPort:
     \_port: (in), parent:busar3
       |vpiName:in
       |vpiHighConn:
       \_ref_obj: (busin), line:18
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:13, parent:work@busdriver_equiv
     |vpiPort:
     \_port: (en), parent:busar3
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:19
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:19
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:19
           |vpiName:enl
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:13
   |vpiNet:
   \_logic_net: (busin), line:13, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (bushigh), line:13, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (buslow), line:13, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (enh), line:13, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (enl), line:13, parent:work@busdriver_equiv
 |uhdmtopModules:
 \_module: work@MxN_pipeline (work@MxN_pipeline), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:32
   |vpiDefName:work@MxN_pipeline
   |vpiName:work@MxN_pipeline
   |vpiPort:
   \_port: (in), line:32, parent:work@MxN_pipeline
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:32, parent:work@MxN_pipeline
         |vpiName:in
         |vpiFullName:work@MxN_pipeline.in
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (out), line:32, parent:work@MxN_pipeline
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:32, parent:work@MxN_pipeline
         |vpiName:out
         |vpiFullName:work@MxN_pipeline.out
         |vpiRange:
         \_range: , line:35
           |vpiLeftRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk), line:32, parent:work@MxN_pipeline
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:32, parent:work@MxN_pipeline
         |vpiName:clk
         |vpiFullName:work@MxN_pipeline.clk
   |vpiModule:
   \_module: work@dffn (p1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiDefName:work@dffn
     |vpiName:p1
     |vpiFullName:work@MxN_pipeline.p1
     |vpiPort:
     \_port: (q), line:23, parent:p1
       |vpiName:q
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:23, parent:p1
           |vpiName:q
           |vpiFullName:work@MxN_pipeline.p1.q
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (d), line:23, parent:p1
       |vpiName:d
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:23, parent:p1
           |vpiName:d
           |vpiFullName:work@MxN_pipeline.p1.d
           |vpiRange:
           \_range: , line:25
             |vpiLeftRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), line:23, parent:p1
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:23, parent:p1
           |vpiName:clk
           |vpiFullName:work@MxN_pipeline.p1.clk
     |vpiModule:
     \_module: work@dffn::DFF (dff0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:29, parent:p1
       |vpiDefName:work@dffn::DFF
       |vpiName:dff0
       |vpiFullName:work@MxN_pipeline.p1.dff0
       |vpiInstance:
       \_module: work@dffn (p1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiNet:
     \_logic_net: (q), line:23, parent:p1
     |vpiNet:
     \_logic_net: (d), line:23, parent:p1
     |vpiNet:
     \_logic_net: (clk), line:23, parent:p1
     |vpiInstance:
     \_module: work@MxN_pipeline (work@MxN_pipeline), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:32
     |vpiParameter:
     \_parameter: (bits), line:24
       |vpiName:bits
       |INT:1
   |vpiModule:
   \_module: work@dffn (p2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiDefName:work@dffn
     |vpiName:p2
     |vpiFullName:work@MxN_pipeline.p2
     |vpiPort:
     \_port: (q), line:23, parent:p2
       |vpiName:q
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:23, parent:p2
           |vpiName:q
           |vpiFullName:work@MxN_pipeline.p2.q
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (d), line:23, parent:p2
       |vpiName:d
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:23, parent:p2
           |vpiName:d
           |vpiFullName:work@MxN_pipeline.p2.d
           |vpiRange:
           \_range: , line:25
             |vpiLeftRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), line:23, parent:p2
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:23, parent:p2
           |vpiName:clk
           |vpiFullName:work@MxN_pipeline.p2.clk
     |vpiModule:
     \_module: work@dffn::DFF (dff0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:29, parent:p2
       |vpiDefName:work@dffn::DFF
       |vpiName:dff0
       |vpiFullName:work@MxN_pipeline.p2.dff0
       |vpiInstance:
       \_module: work@dffn (p2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiNet:
     \_logic_net: (q), line:23, parent:p2
     |vpiNet:
     \_logic_net: (d), line:23, parent:p2
     |vpiNet:
     \_logic_net: (clk), line:23, parent:p2
     |vpiInstance:
     \_module: work@MxN_pipeline (work@MxN_pipeline), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:32
     |vpiParameter:
     \_parameter: (bits), line:24
       |vpiName:bits
       |INT:1
   |vpiModule:
   \_module: work@dffn (p3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiDefName:work@dffn
     |vpiName:p3
     |vpiFullName:work@MxN_pipeline.p3
     |vpiPort:
     \_port: (q), line:23, parent:p3
       |vpiName:q
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:23, parent:p3
           |vpiName:q
           |vpiFullName:work@MxN_pipeline.p3.q
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (d), line:23, parent:p3
       |vpiName:d
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:23, parent:p3
           |vpiName:d
           |vpiFullName:work@MxN_pipeline.p3.d
           |vpiRange:
           \_range: , line:25
             |vpiLeftRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), line:23, parent:p3
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:23, parent:p3
           |vpiName:clk
           |vpiFullName:work@MxN_pipeline.p3.clk
     |vpiModule:
     \_module: work@dffn::DFF (dff0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:29, parent:p3
       |vpiDefName:work@dffn::DFF
       |vpiName:dff0
       |vpiFullName:work@MxN_pipeline.p3.dff0
       |vpiInstance:
       \_module: work@dffn (p3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiNet:
     \_logic_net: (q), line:23, parent:p3
     |vpiNet:
     \_logic_net: (d), line:23, parent:p3
     |vpiNet:
     \_logic_net: (clk), line:23, parent:p3
     |vpiInstance:
     \_module: work@MxN_pipeline (work@MxN_pipeline), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:32
     |vpiParameter:
     \_parameter: (bits), line:24
       |vpiName:bits
       |INT:1
   |vpiModule:
   \_module: work@dffn (p4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiDefName:work@dffn
     |vpiName:p4
     |vpiFullName:work@MxN_pipeline.p4
     |vpiPort:
     \_port: (q), line:23, parent:p4
       |vpiName:q
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:23, parent:p4
           |vpiName:q
           |vpiFullName:work@MxN_pipeline.p4.q
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (d), line:23, parent:p4
       |vpiName:d
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:23, parent:p4
           |vpiName:d
           |vpiFullName:work@MxN_pipeline.p4.d
           |vpiRange:
           \_range: , line:25
             |vpiLeftRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), line:23, parent:p4
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:23, parent:p4
           |vpiName:clk
           |vpiFullName:work@MxN_pipeline.p4.clk
     |vpiModule:
     \_module: work@dffn::DFF (dff0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:29, parent:p4
       |vpiDefName:work@dffn::DFF
       |vpiName:dff0
       |vpiFullName:work@MxN_pipeline.p4.dff0
       |vpiInstance:
       \_module: work@dffn (p4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:40, parent:work@MxN_pipeline
     |vpiNet:
     \_logic_net: (q), line:23, parent:p4
     |vpiNet:
     \_logic_net: (d), line:23, parent:p4
     |vpiNet:
     \_logic_net: (clk), line:23, parent:p4
     |vpiInstance:
     \_module: work@MxN_pipeline (work@MxN_pipeline), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>, line:32
     |vpiParameter:
     \_parameter: (bits), line:24
       |vpiName:bits
       |INT:1
   |vpiNet:
   \_logic_net: (t), line:37, parent:work@MxN_pipeline
     |vpiName:t
     |vpiFullName:work@MxN_pipeline.t
     |vpiNetType:1
     |vpiRange:
     \_range: , line:37
       |vpiLeftRange:
       \_constant: , line:37
         |vpiConstType:7
         |vpiDecompile:9
         |vpiSize:32
         |INT:9
       |vpiRightRange:
       \_constant: , line:37
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (in), line:32, parent:work@MxN_pipeline
   |vpiNet:
   \_logic_net: (out), line:32, parent:work@MxN_pipeline
   |vpiNet:
   \_logic_net: (clk), line:32, parent:work@MxN_pipeline
   |vpiParameter:
   \_parameter: (M), line:33
     |vpiName:M
     |INT:3
   |vpiParameter:
   \_parameter: (N), line:33
     |vpiName:N
     |INT:4
Object: \work_busdriver of type 3000
Object: \work_busdriver of type 32
Object: \busin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bushigh of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \buslow of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enh of type 44
Object: \enl of type 44
Object: \busar3 of type 32
Object: \busar2 of type 32
Object: \busar1 of type 32
Object: \busar0 of type 32
Object: \busin of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bushigh of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \buslow of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enh of type 36
Object: \enl of type 36
Object: \work_busdriver_equiv of type 32
Object: \busin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bushigh of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \buslow of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enh of type 44
Object: \enl of type 44
Object: \busar0 of type 32
Object: \out of type 44
Object: \in of type 44
Object: \en of type 44
Object: \busar1 of type 32
Object: \out of type 44
Object: \in of type 44
Object: \en of type 44
Object: \busar2 of type 32
Object: \out of type 44
Object: \in of type 44
Object: \en of type 44
Object: \busar3 of type 32
Object: \out of type 44
Object: \in of type 44
Object: \en of type 44
Object: \busin of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bushigh of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \buslow of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enh of type 36
Object: \enl of type 36
Object: \work_MxN_pipeline of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \p1 of type 32
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \dff0 of type 32
Object: \bits of type 41
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \p2 of type 32
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \dff0 of type 32
Object: \bits of type 41
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \p3 of type 32
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \dff0 of type 32
Object: \bits of type 41
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \p4 of type 32
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \dff0 of type 32
Object: \bits of type 41
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \M of type 41
Object: \N of type 41
Object: \t of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \work_MxN_pipeline of type 32
Object: \in of type 44
Object: \out of type 44
Object: \clk of type 44
Object: \M of type 41
Object: \N of type 41
Object:  of type 40
Object: \M of type 41
Object:  of type 7
Object:  of type 40
Object: \N of type 41
Object:  of type 7
Object: \t of type 36
Object: \in of type 36
Object: \out of type 36
Object: \clk of type 36
Object: \work_busdriver of type 32
Object: \busin of type 44
Object: \bushigh of type 44
Object: \buslow of type 44
Object: \enh of type 44
Object: \enl of type 44
Object: \busin of type 36
Object: \bushigh of type 36
Object: \buslow of type 36
Object: \enh of type 36
Object: \enl of type 36
Object: \work_busdriver_equiv of type 32
Object: \busin of type 44
Object: \bushigh of type 44
Object: \buslow of type 44
Object: \enh of type 44
Object: \enl of type 44
Object: \busin of type 36
Object: \bushigh of type 36
Object: \buslow of type 36
Object: \enh of type 36
Object: \enl of type 36
Object: \work_dffn of type 32
Object: \q of type 44
Object: \d of type 44
Object: \clk of type 44
Object: \bits of type 41
Object:  of type 40
Object: \bits of type 41
Object:  of type 7
Object: \q of type 36
Object: \d of type 36
Object: \clk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_MxN_pipeline&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196240] str=&#39;\work_MxN_pipeline&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>.0-32.0&gt; [0x21960c0] str=&#39;\in&#39; input port=23
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:34</a>.0-34.0&gt; [0x2196400]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:34</a>.0-34.0&gt; [0x21969a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:34</a>.0-34.0&gt; [0x2196ae0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>.0-32.0&gt; [0x21965a0] str=&#39;\out&#39; output reg port=24
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:35</a>.0-35.0&gt; [0x2196ca0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:35</a>.0-35.0&gt; [0x2197000] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:35</a>.0-35.0&gt; [0x21971c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>.0-32.0&gt; [0x2196e60] str=&#39;\clk&#39; input port=25
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21973e0] str=&#39;\p1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a6440] str=&#39;\work_dffn&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21a6960] str=&#39;\p2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a6b20] str=&#39;\work_dffn&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21a6560] str=&#39;\p3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7440] str=&#39;\work_dffn&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21a70a0] str=&#39;\p4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a78c0] str=&#39;\work_dffn&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a7c20] str=&#39;\M&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a8640] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a8400] str=&#39;\N&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a8760] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a7e60] str=&#39;\t&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a7f80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a81c0] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a82e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196240] str=&#39;\work_MxN_pipeline&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>.0-32.0&gt; [0x21960c0] str=&#39;\in&#39; input basic_prep port=23 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:34</a>.0-34.0&gt; [0x2196400] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:34</a>.0-34.0&gt; [0x21969a0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:34</a>.0-34.0&gt; [0x2196ae0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>.0-32.0&gt; [0x21965a0] str=&#39;\out&#39; output reg basic_prep port=24 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:35</a>.0-35.0&gt; [0x2196ca0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:35</a>.0-35.0&gt; [0x2197000] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:35</a>.0-35.0&gt; [0x21971c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:32</a>.0-32.0&gt; [0x2196e60] str=&#39;\clk&#39; input basic_prep port=25 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21973e0] str=&#39;\p1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a6440] str=&#39;\work_dffn&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21a6960] str=&#39;\p2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a6b20] str=&#39;\work_dffn&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21a6560] str=&#39;\p3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7440] str=&#39;\work_dffn&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40</a>.0-40.0&gt; [0x21a70a0] str=&#39;\p4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a78c0] str=&#39;\work_dffn&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a7c20] str=&#39;\M&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a8640] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a8400] str=&#39;\N&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:33</a>.0-33.0&gt; [0x21a8760] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a7e60] str=&#39;\t&#39; basic_prep range=[9:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a7f80] basic_prep range=[9:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a81c0] bits=&#39;00000000000000000000000000001001&#39;(32) basic_prep range=[31:0] int=9
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:37</a>.0-37.0&gt; [0x21a82e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dffn::DFF&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2198720] str=&#39;\work_dffn::DFF&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2198720] str=&#39;\work_dffn::DFF&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dffn&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197500] str=&#39;\work_dffn&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>.0-23.0&gt; [0x2197620] str=&#39;\q&#39; output reg port=26
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:26</a>.0-26.0&gt; [0x21977e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:26</a>.0-26.0&gt; [0x2197b40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:26</a>.0-26.0&gt; [0x2197d00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>.0-23.0&gt; [0x21979a0] str=&#39;\d&#39; input port=27
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:25</a>.0-25.0&gt; [0x2197ec0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:25</a>.0-25.0&gt; [0x2198220] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:25</a>.0-25.0&gt; [0x21983e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>.0-23.0&gt; [0x2198080] str=&#39;\clk&#39; input port=28
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x2198600] str=&#39;\dff0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21988a0] str=&#39;\work_dffn::DFF&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:24</a>.0-24.0&gt; [0x21a79e0] str=&#39;\bits&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:24</a>.0-24.0&gt; [0x21a8be0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x21a6cc0] str=&#39;\dff0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a67a0] str=&#39;\work_dffn::DFF&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x21a6680] str=&#39;\dff0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7320] str=&#39;\work_dffn::DFF&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x21a7200] str=&#39;\dff0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a77a0] str=&#39;\work_dffn::DFF&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197500] str=&#39;\work_dffn&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>.0-23.0&gt; [0x2197620] str=&#39;\q&#39; output reg basic_prep port=26 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:26</a>.0-26.0&gt; [0x21977e0] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:26</a>.0-26.0&gt; [0x2197b40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:26</a>.0-26.0&gt; [0x2197d00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>.0-23.0&gt; [0x21979a0] str=&#39;\d&#39; input basic_prep port=27 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:25</a>.0-25.0&gt; [0x2197ec0] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:25</a>.0-25.0&gt; [0x2198220] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:25</a>.0-25.0&gt; [0x21983e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:23</a>.0-23.0&gt; [0x2198080] str=&#39;\clk&#39; input basic_prep port=28 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x2198600] str=&#39;\dff0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21988a0] str=&#39;\work_dffn::DFF&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:24</a>.0-24.0&gt; [0x21a79e0] str=&#39;\bits&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:24</a>.0-24.0&gt; [0x21a8be0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x21a6cc0] str=&#39;\dff0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a67a0] str=&#39;\work_dffn::DFF&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x21a6680] str=&#39;\dff0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7320] str=&#39;\work_dffn::DFF&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>.0-29.0&gt; [0x21a7200] str=&#39;\dff0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a77a0] str=&#39;\work_dffn::DFF&#39; basic_prep
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29</a>: ERROR: Re-definition of cell `\dff0&#39;!

</pre>
</body>