{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525142170975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525142170977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  1 11:36:10 2018 " "Processing started: Tue May  1 11:36:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525142170977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142170977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FpgaOfRISCV -c FpgaOfRISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off FpgaOfRISCV -c FpgaOfRISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142170978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525142171409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525142171409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScmOfRISCV " "Found entity 1: ScmOfRISCV" {  } { { "../rtl/ScmOfRISCV.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../rtl/Registers.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Registers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../rtl/InstructionMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../rtl/DataMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../rtl/Control.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Control.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/ALU.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525142184727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142184727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ScmOfRISCV " "Elaborating entity \"ScmOfRISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525142184801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 5 ScmOfRISCV.sv(67) " "Verilog HDL assignment warning at ScmOfRISCV.sv(67): truncated value with size 64 to match size of target (5)" {  } { { "../rtl/ScmOfRISCV.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525142184806 "|ScmOfRISCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:InstructionMemory_0 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:InstructionMemory_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "InstructionMemory_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142184809 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "InstructionMemory.sv(46) " "Verilog HDL Case Statement warning at InstructionMemory.sv(46): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/InstructionMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1525142184811 "|ScmOfRISCV|InstructionMemory:InstructionMemory_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control_0 " "Elaborating entity \"Control\" for hierarchy \"Control:Control_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "Control_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142184813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:Registers_0 " "Elaborating entity \"Registers\" for hierarchy \"Registers:Registers_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "Registers_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142184814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl_0 " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "ALUControl_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142184849 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(17) " "Verilog HDL Casex/Casez warning at ALUControl.sv(17): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 17 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525142184851 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(18) " "Verilog HDL Casex/Casez warning at ALUControl.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525142184851 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(19) " "Verilog HDL Casex/Casez warning at ALUControl.sv(19): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 19 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525142184851 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(20) " "Verilog HDL Casex/Casez warning at ALUControl.sv(20): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 20 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525142184851 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "ALU_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142184878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DMEM_0 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DMEM_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "DMEM_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142184899 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "DataMemory.sv(15) " "Verilog HDL error at DataMemory.sv(15): constant value overflow" {  } { { "../rtl/DataMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv" 15 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1525142184899 "|ScmOfRISCV|DataMemory:DMEM_0"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525142186065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525142186065 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/ScmOfRISCV.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525142186246 "|ScmOfRISCV|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../rtl/ScmOfRISCV.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525142186246 "|ScmOfRISCV|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525142186246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525142186248 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525142186248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525142186248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525142186255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  1 11:36:26 2018 " "Processing ended: Tue May  1 11:36:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525142186255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525142186255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525142186255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525142186255 ""}
