{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631229361597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631229361597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 20:16:00 2021 " "Processing started: Thu Sep 09 20:16:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631229361597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1631229361597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim electronic_gate electronic_gate " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim electronic_gate electronic_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1631229361598 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim electronic_gate electronic_gate " "Quartus(args): --rtl_sim electronic_gate electronic_gate" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1631229361598 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1631229362265 ""}
{ "Info" "0" "" "Info: NativeLink has detected a mixed Verilog and VHDL design -- vhdl simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected a mixed Verilog and VHDL design -- vhdl simulation models will be used" 0 0 "Shell" 0 0 1631229362622 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1631229362625 ""}
{ "Warning" "0" "" "Warning: File electronic_gate_run_msim_rtl_vhdl.do already exists - backing up current file as electronic_gate_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File electronic_gate_run_msim_rtl_vhdl.do already exists - backing up current file as electronic_gate_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1631229363180 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/simulation/modelsim/electronic_gate_run_msim_rtl_vhdl.do" {  } { { "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/simulation/modelsim/electronic_gate_run_msim_rtl_vhdl.do" "0" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/simulation/modelsim/electronic_gate_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/simulation/modelsim/electronic_gate_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1631229363254 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1631229363259 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1631229363271 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1631229363272 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_nativelink_simulation.rpt" {  } { { "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_nativelink_simulation.rpt" "0" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_A/electronic_gate_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1631229363272 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1631229363273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631229363274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 20:16:03 2021 " "Processing ended: Thu Sep 09 20:16:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631229363274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631229363274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631229363274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1631229363274 ""}
