<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1727377192">
  <File Type="PA-TCL" Name="Computational_storage.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Computational_storage_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="Computational_storage_reports.tcl"/>
  <File Type="RDS-RDS" Name="Computational_storage.vds"/>
  <File Type="RDS-UTIL" Name="Computational_storage_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Computational_storage_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Computational_storage.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Computational_storage_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Computational_storage_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Design/Arithmetic_unit.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Design/Arithmetic_unit.sv"/>
        <Attr Name="ImportTime" Val="1727368747"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Design/Controller.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Design/Controller.sv"/>
        <Attr Name="ImportTime" Val="1727376437"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Design/Dual_port_RAM.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Design/Dual_port_RAM.sv"/>
        <Attr Name="ImportTime" Val="1727374770"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Design/Computational_storage.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Design/Computational_storage.sv"/>
        <Attr Name="ImportTime" Val="1727374484"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Computational_storage"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/timing.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/constrs_1/new/timing.xdc"/>
        <Attr Name="ImportTime" Val="1717776382"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Strategy_aloshka" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="ReTiming">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="CascadeDsp">1</Option>
      <Option Id="RepFanoutThreshold">100</Option>
      <Option Id="ResourceSharing">2</Option>
    </Step>
  </Strategy>
</GenRun>
