/** @file

  Copyright (c) 2017-2021, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

**/

#include <PiPei.h>
#include <Library/BaseLib.h>
#include <Library/PciLib.h>
#include <Library/PcdLib.h>
#include <Library/IoLib.h>
#include <Library/BaseMemoryLib.h>
#include <Library/BlMemoryAllocationLib.h>
#include <Library/DebugLib.h>
#include <Library/SpiFlashLibCml.h>
#include <Library/SocInitLib.h>
#include <Library/BoardInitLib.h>
#include <Library/SerialPortLib.h>
#include <Guid/GraphicsInfoHob.h>
#include <Guid/SystemTableInfoGuid.h>
#include <Guid/SerialPortInfoGuid.h>
#include <FspsUpd.h>
#include <GlobalNvsAreaDef.h>
#include <Library/BootloaderCoreLib.h>
#include <IndustryStandard/Acpi.h>
#include <IndustryStandard/MemoryMappedConfigurationSpaceAccessTable.h>
#include <BlCommon.h>
#include <Guid/BootLoaderServiceGuid.h>
#include <Library/SpiBlockIoLib.h>
#include <Library/MemoryAllocationLib.h>
#include <Service/SpiFlashService.h>
#include <Library/PrintLib.h>
#include <ConfigDataDefs.h>
#include <Library/ConfigDataLib.h>
#include <Library/PchInfoLib.h>
#include <Library/IgdOpRegionLib.h>
#include <Library/BdatLib.h>
#include <Library/VariableLib.h>
#include <Guid/SmmInformationGuid.h>
#include <GpioPinsCmlvH.h>
#include <GpioPinsCmlvLp.h>
#include "HdaVerbTable.h"
#include <Library/TpmLib.h>
#include <Library/PchSerialIoLib.h>
#include <Library/SgxLib.h>
#include <PlatformBase.h>
#include <Library/GpioLib.h>
#include <Library/GpioSiLib.h>
#include <RegAccess.h>
#include <CpuPowerMgmt.h>
#include <PowerMgmtNvsStruct.h>
#include <CpuInitDataHob.h>
#include <Library/HobLib.h>
#include <Library/FirmwareUpdateLib.h>
#include <Library/MpInitLib.h>
#include <Library/PlatformHookLib.h>
#include <Guid/GraphicsInfoHob.h>
#include <Library/PciCf8Lib.h>
#include <Library/BoardSupportLib.h>
#include <PlatformData.h>
#include <PsdLib.h>
#include <Library/SmbiosInitLib.h>
#include <IndustryStandard/SmBios.h>
#include <VerInfo.h>
#include <Library/S3SaveRestoreLib.h>
#include "GpioTables.h"

#define DEFAULT_GPIO_IRQ_ROUTE                      14

//
// The EC implements an embedded controller interface at ports 0x60/0x64 and a ACPI compliant
// system management controller at ports 0x62/0x66. Port 0x66 is the command and status port,
// port 0x62 is the data port.
//
#define EC_C_PORT             0x66
//
// EC commands that are issued to the EC through the command port (0x66).
// New commands and command parameters should only be written by the host when IBF=0.
// Data read from the EC data port is valid only when OBF=1.
//
#define EC_C_ACPI_ENABLE      0xAA    // Enable ACPI mode

#define R_SA_SMRAMC  (0x88)

#define PCI_TO_CF8_ADDRESS(A) \
  ((UINT32) ((((A) >> 4) & 0x00ffff00) | ((A) & 0xfc) | 0x80000000))

#define GPIO_CFG_PIN_TO_PAD(A) \
  ((UINT32) (((A).PinNum) | (((A).Group) << 16)))

FVID_TABLE                  *mFvidPointer    = NULL;
SILICON_CFG_DATA            *mSiliconCfgData = NULL;
///
/// Overcurrent pins, the values match the setting of EDS, please refer to EDS for more details
///
typedef enum {
  UsbOverCurrentPin0 = 0,
  UsbOverCurrentPin1,
  UsbOverCurrentPin2,
  UsbOverCurrentPin3,
  UsbOverCurrentPin4,
  UsbOverCurrentPin5,
  UsbOverCurrentPin6,
  UsbOverCurrentPin7,
  UsbOverCurrentPinMax,
  UsbOverCurrentPinSkip = 0xFF
} USB_OVERCURRENT_PIN;

typedef struct {
  UINT8 DevNum;
  UINT8 Pid;
  UINT8 RpNumBase;
} PCH_PCIE_CONTROLLER_INFO;

CONST PCH_PCIE_CONTROLLER_INFO mPchPcieControllerInfo[] = {
  { PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_1, PID_SPA,  0 },
  { PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_1, PID_SPB,  4 },
  { PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_2, PID_SPC,  8 },
  { PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_2, PID_SPD, 12 },
  { PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_3, PID_SPE, 16 }, // PCH-H only
 // { PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_3, PID_SPF, 20 }  // PCH-H only
};

CONST UINT8 mPxRcConfig[8] = { 11, 10, 11, 11, 11, 11, 11, 11 };
CONST SI_PCH_DEVICE_INTERRUPT_CONFIG mPchDevIntConfig[] = {
  {31, 3, SiPchIntA, 16}, // cAVS(Audio, Voice, Speach), INTA is default, programmed in PciCfgSpace 3Dh
  {31, 4, SiPchIntA, 16}, // SMBus Controller, no default value, programmed in PciCfgSpace 3Dh
  {31, 6, SiPchIntA, 16}, // GbE Controller, INTA is default, programmed in PciCfgSpace 3Dh
  {31, 7, SiPchIntA, 16}, // TraceHub, INTA is default, RO register
  {30, 0, SiPchIntA, 20}, // SerialIo: UART #0, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[7]
  {30, 1, SiPchIntB, 21}, // SerialIo: UART #1, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[8]
  {30, 2, SiPchIntC, 22}, // SerialIo: SPI #0, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[10]
  {30, 3, SiPchIntD, 23}, // SerialIo: SPI #1, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[11]
  {29, 0, SiPchIntA, 16}, // PCI Express Port 9, INT is default, programmed in PciCfgSpace + FCh
  {29, 1, SiPchIntB, 17}, // PCI Express Port 10, INT is default, programmed in PciCfgSpace + FCh
  {29, 2, SiPchIntC, 18}, // PCI Express Port 11, INT is default, programmed in PciCfgSpace + FCh
  {29, 3, SiPchIntD, 19}, // PCI Express Port 12, INT is default, programmed in PciCfgSpace + FCh
  {29, 4, SiPchIntA, 16}, // PCI Express Port 13 (SKL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {29, 5, SiPchIntB, 17}, // PCI Express Port 14 (SKL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {29, 6, SiPchIntC, 18}, // PCI Express Port 15 (SKL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {29, 7, SiPchIntD, 19}, // PCI Express Port 16 (SKL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {28, 0, SiPchIntA, 16}, // PCI Express Port 1, INT is default, programmed in PciCfgSpace + FCh
  {28, 1, SiPchIntB, 17}, // PCI Express Port 2, INT is default, programmed in PciCfgSpace + FCh
  {28, 2, SiPchIntC, 18}, // PCI Express Port 3, INT is default, programmed in PciCfgSpace + FCh
  {28, 3, SiPchIntD, 19}, // PCI Express Port 4, INT is default, programmed in PciCfgSpace + FCh
  {28, 4, SiPchIntA, 16}, // PCI Express Port 5, INT is default, programmed in PciCfgSpace + FCh
  {28, 5, SiPchIntB, 17}, // PCI Express Port 6, INT is default, programmed in PciCfgSpace + FCh
  {28, 6, SiPchIntC, 18}, // PCI Express Port 7, INT is default, programmed in PciCfgSpace + FCh
  {28, 7, SiPchIntD, 19}, // PCI Express Port 8, INT is default, programmed in PciCfgSpace + FCh
  {27, 0, SiPchIntA, 16}, // PCI Express Port 17 (PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 1, SiPchIntB, 17}, // PCI Express Port 18 (PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 2, SiPchIntC, 18}, // PCI Express Port 19 (PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 3, SiPchIntD, 19}, // PCI Express Port 20 (PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 4, SiPchIntA, 16}, // PCI Express Port 21 (KBL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 5, SiPchIntB, 17}, // PCI Express Port 22 (KBL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 6, SiPchIntC, 18}, // PCI Express Port 23 (KBL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {27, 7, SiPchIntD, 19}, // PCI Express Port 24 (KBL PCH-H Only), INT is default, programmed in PciCfgSpace + FCh
  {25, 0, SiPchIntA, 32}, // SerialIo UART Controller #2, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[9]
  {23, 0, SiPchIntA, 16}, // SATA Controller, INTA is default, programmed in PciCfgSpace + 3Dh
  {22, 0, SiPchIntA, 16}, // CSME: HECI #1
  {22, 1, SiPchIntB, 17}, // CSME: HECI #2
  {22, 2, SiPchIntC, 18}, // CSME: IDE-Redirection (IDE-R)
  {22, 3, SiPchIntD, 19}, // CSME: Keyboard and Text (KT) Redirection
  {22, 4, SiPchIntA, 16}, // CSME: HECI #3
  {21, 0, SiPchIntA, 16}, // SerialIo I2C Controller #0, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[1]
  {21, 1, SiPchIntB, 17}, // SerialIo I2C Controller #1, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[2]
  {21, 2, SiPchIntC, 18}, // SerialIo I2C Controller #2, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[3]
  {21, 3, SiPchIntD, 19}, // SerialIo I2C Controller #3, INTA is default, programmed in PCR[SERIALIO] + PCICFGCTRL[4]
  {20, 0, SiPchIntA, 16}, // USB 3.0 xHCI Controller, no default value, programmed in PciCfgSpace 3Dh
  {20, 1, SiPchIntB, 17}, // USB Device Controller (OTG)
  {20, 2, SiPchIntC, 18}, // Thermal Subsystem
  {19, 0, SiPchIntA, 20}, // Integrated Sensor Hub
};

CONST SI_PCH_DEVICE_INTERRUPT_CONFIG mPchLpDevIntConfig[] = {
  {31, 3, SiPchIntA, 16}, // HF Audio (Audio, Voice, Speach)
  {31, 4, SiPchIntA, 16}, // SMBus Controller
  {31, 6, SiPchIntA, 16}, // GbE Controller
  {31, 7, SiPchIntA, 16}, // TraceHub
  {30, 0, SiPchIntA, 20}, // UART #0
  {30, 1, SiPchIntB, 21}, // UART #1
  {30, 2, SiPchIntC, 22}, // SPI #0
  {30, 3, SiPchIntD, 23}, // SPI #1
  {29, 0, SiPchIntA, 16}, // PCI Express Port 9
  {29, 1, SiPchIntB, 17}, // PCI Express Port 10
  {29, 2, SiPchIntC, 18}, // PCI Express Port 11
  {29, 3, SiPchIntD, 19}, // PCI Express Port 12
  {29, 4, SiPchIntA, 16}, // PCI Express Port 13
  {29, 5, SiPchIntB, 17}, // PCI Express Port 14
  {29, 6, SiPchIntC, 18}, // PCI Express Port 15
  {29, 7, SiPchIntD, 19}, // PCI Express Port 16
  {28, 0, SiPchIntA, 16}, // PCI Express Port 1
  {28, 1, SiPchIntB, 17}, // PCI Express Port 2
  {28, 2, SiPchIntC, 18}, // PCI Express Port 3
  {28, 3, SiPchIntD, 19}, // PCI Express Port 4
  {28, 4, SiPchIntA, 16}, // PCI Express Port 5
  {28, 5, SiPchIntB, 17}, // PCI Express Port 6
  {28, 6, SiPchIntC, 18}, // PCI Express Port 7
  {28, 7, SiPchIntD, 19}, // PCI Express Port 8
  {26, 0, SiPchIntA, 16}, // eMMC
  {25, 0, SiPchIntA, 32}, // I2C Controller #4
  {25, 1, SiPchIntB, 33}, // I2C Controller #5
  {25, 2, SiPchIntC, 34}, // UART #2
  {23, 0, SiPchIntA, 16}, // SATA Controller
  {22, 0, SiPchIntA, 16}, // MEI HECI #1
  {22, 1, SiPchIntB, 17}, // MEI HECI #2
  {22, 2, SiPchIntC, 18}, // IDE-Redirection (IDE-R)
  {22, 3, SiPchIntD, 19}, // Keyboard and Text (KT) Redirection
  {22, 4, SiPchIntA, 16}, // MEI HECI #3
  {22, 5, SiPchIntB, 17}, // MEI HECI #4
  {21, 0, SiPchIntA, 16}, // I2C Controller #0
  {21, 1, SiPchIntB, 17}, // I2C Controller #1
  {21, 2, SiPchIntC, 18}, // I2C Controller #2
  {21, 3, SiPchIntD, 19}, // I2C Controller #3
  {20, 0, SiPchIntA, 16}, // USB 3.0 xHCI Controller
  {20, 1, SiPchIntB, 17}, // USB Device Controller (OTG)
  {20, 3, SiPchIntA, 16}, // CNVi WiFi
  {20, 5, SiPchIntD, 19}, // SDXC
  {19, 0, SiPchIntA, 20}, // Integrated Sensor Hub
  {18, 0, SiPchIntA, 16}, // Thermal Subsystem
  {18, 5, SiPchIntA, 16}, // UFS
  {18, 6, SiPchIntB, 24}  // SPI #2
};

CONST UINT8 mPchSerialIoDevMode[PCH_MAX_SERIALIO_CONTROLLERS] = {
  1 /* I2C0 */,  1 /* I2C1 */,  0 /* I2C2 */, 0 /* I2C3  */,
  0 /* SPI0 */,  0 /* SPI1 */, 1 /* UART0 */, 0 /* UART1 */, 3 /* UART2 */
};

CONST UINT8 mPchLpSerialIoDevMode[PCH_MAX_SERIALIO_CONTROLLERS] = {
  1 /* I2C0 */,  1 /* I2C1 */,  0 /* I2C2 */, 0 /* I2C3  */,
  0 /* SPI0 */,  0 /* SPI1 */, 0 /* UART0 */, 0 /* UART1 */, 0 /* UART2 */
};

STATIC SMMBASE_INFO mSmmBaseInfo = {
  { BL_PLD_COMM_SIG, SMMBASE_INFO_COMM_ID, 0, 0 }
};

STATIC S3_SAVE_REG mS3SaveReg = {
  { BL_PLD_COMM_SIG, S3_SAVE_REG_COMM_ID, 1, 0 },
  { { REG_TYPE_IO, WIDE32, { 0, 0}, (ACPI_BASE_ADDRESS + R_ACPI_IO_SMI_EN), 0x00000000 } }
};

VOID
EnableLegacyRegions (
  VOID
);


/**
  Clear SMI sources

**/
VOID
ClearSmi (
  VOID
)
{
  UINT32                SmiEn;
  UINT32                SmiSts;
  UINT32                Pm1Sts;
  UINT16                Pm1Cnt;

  SmiEn = IoRead32 ((UINTN)(UINT32)(ACPI_BASE_ADDRESS + R_ACPI_IO_SMI_EN));
  if (((SmiEn & B_ACPI_IO_SMI_EN_GBL_SMI) !=0) && ((SmiEn & B_ACPI_IO_SMI_EN_EOS) !=0)) {
    return;
  }

  //
  // Clear the status before setting smi enable
  //
  SmiSts = IoRead32 ((UINTN)(UINT32)(ACPI_BASE_ADDRESS + R_ACPI_IO_SMI_STS));
  Pm1Sts = IoRead32 ((UINTN)(ACPI_BASE_ADDRESS + R_ACPI_IO_PM1_STS));
  Pm1Cnt = IoRead16 ((UINTN)(ACPI_BASE_ADDRESS + R_ACPI_IO_PM1_CNT));

  // Clear RTC alarm and corresponding Pm1Sts only if wake-up source is RTC SMI#
  if (((Pm1Sts & B_ACPI_IO_PM1_STS_RTC_EN) != 0) &&
      ((Pm1Sts & B_ACPI_IO_PM1_STS_RTC) != 0) &&
      ((Pm1Cnt & B_ACPI_IO_PM1_CNT_SCI_EN) == 0)) {
    IoWrite8 (R_RTC_IO_INDEX, R_RTC_IO_REGC);
    IoRead8 (R_RTC_IO_TARGET); /* RTC alarm is cleared upon read */
    Pm1Sts |= B_ACPI_IO_PM1_STS_RTC;
  }

  SmiSts |=
    (
      B_ACPI_IO_SMI_STS_SMBUS |
      B_ACPI_IO_SMI_STS_PERIODIC |
      B_ACPI_IO_SMI_STS_TCO |
      B_ACPI_IO_SMI_STS_MCSMI |
      B_ACPI_IO_SMI_STS_SWSMI_TMR |
      B_ACPI_IO_SMI_STS_APM |
      B_ACPI_IO_SMI_STS_ON_SLP_EN |
      B_ACPI_IO_SMI_STS_BIOS
    );

  Pm1Sts |=
    (
      B_ACPI_IO_PM1_STS_WAK |
      B_ACPI_IO_PM1_STS_PRBTNOR |
      B_ACPI_IO_PM1_STS_PWRBTN |
      B_ACPI_IO_PM1_STS_GBL |
      B_ACPI_IO_PM1_STS_TMROF
      );

  IoWrite32 ((UINTN)(UINT32)(ACPI_BASE_ADDRESS + R_ACPI_IO_SMI_STS), SmiSts);
  IoWrite16 ((UINTN) (ACPI_BASE_ADDRESS + R_ACPI_IO_PM1_STS), (UINT16) Pm1Sts);

  // Clear GPE0 STS in case some bits are set
  IoOr32 ((UINTN)(UINT32)(ACPI_BASE_ADDRESS + R_ACPI_IO_GPE0_STS_127_96), 0);

}


//
// Update ACPI PerfomanceStates tables
//

/**
  Patch the native _PSS package with the EIST values
  Uses ratio/VID values from the FVID table to fix up the control values in the _PSS.

  (1) Find _PSS package:
    (1.1) Find the _PR_CPU0 scope.
    (1.2) Save a pointer to the package length.
    (1.3) Find the _PSS AML name object.
  (2) Resize the _PSS package.
  (3) Fix up the _PSS package entries
    (3.1) Check Turbo mode support.
    (3.2) Check Dynamic FSB support.
  (4) Fix up the Processor block and \_PR_CPU0 Scope length.
  (5) Update SSDT Header with new length.

  @retval EFI_SUCCESS   - on success
  @retval EFI_NOT_FOUND - if _PR_.CPU0 scope is not foud in the ACPI tables
**/
EFI_STATUS
PatchCpuIstTable (
  EFI_ACPI_DESCRIPTION_HEADER   *Table,
  IN GLOBAL_NVS_AREA            *GlobalNvs
  )
{
  UINT8              *CurrPtr;
  UINT8              *EndOfTable;
  UINT8              Index;
  UINT16             NewPackageLength;
  UINT16             LpssMaxPackageLength;
  UINT16             TpssMaxPackageLength;
  UINT16             Temp;
  UINT16             *PackageLength;
  UINT16             *ScopePackageLengthPtr;
  UINT32             *Signature;
  PSS_PACKAGE_LAYOUT *PssPackage;
  MSR_REGISTER        TempMsr;
  UINT16              MaximumEfficiencyRatio;
  UINT16              MaximumNonTurboRatio;
  UINT16              PnPercent;
  UINT16              NumberOfStates;
  CPU_NVS_AREA       *CpuNvs;

  CpuNvs      = (CPU_NVS_AREA *) &GlobalNvs->CpuNvs;

  ScopePackageLengthPtr = NULL;
  PssPackage            = NULL;

  //
  // Get Maximum Efficiency bus ratio (LFM) from Platform Info MSR Bits[47:40]
  // Get Maximum Non Turbo bus ratio from Platform Info MSR Bits[15:8]
  //
  TempMsr.Qword = AsmReadMsr64 (MSR_PLATFORM_INFO);
  MaximumEfficiencyRatio = TempMsr.Bytes.SixthByte;
  MaximumNonTurboRatio = TempMsr.Bytes.SecondByte;
  NumberOfStates = mFvidPointer[0].FvidHeader.EistStates;

  DEBUG ((DEBUG_INFO, "FVID number of states: %d\n", NumberOfStates));

  ///
  /// Calculate new package length
  ///
  NewPackageLength      = Temp = (UINT16) (NumberOfStates * sizeof (PSS_PACKAGE_LAYOUT) + 3);
  LpssMaxPackageLength  = (UINT16) (LPSS_FVID_MAX_STATES * sizeof (PSS_PACKAGE_LAYOUT) + 3);
  TpssMaxPackageLength  = (UINT16) (TPSS_FVID_MAX_STATES * sizeof (PSS_PACKAGE_LAYOUT) + 3);
  ///
  /// Locate the SSDT package in the IST table
  ///
  CurrPtr     = (UINT8 *) Table;
  EndOfTable  = (UINT8 *) (CurrPtr + Table->Length);
  for (CurrPtr = (UINT8 *) Table; CurrPtr <= EndOfTable; CurrPtr++) {
    Signature = (UINT32 *) (CurrPtr + 1);
    ///
    /// If we find the _SB_PR00 scope, save a pointer to the package length
    ///
    if ((*CurrPtr == AML_SCOPE_OP) &&
        (*(Signature + 1) == SIGNATURE_32 ('_', 'S', 'B', '_')) &&
        (*(Signature + 2) == SIGNATURE_32 ('P', 'R', '0', '0'))
        ) {
      ScopePackageLengthPtr = (UINT16 *) (CurrPtr + 1);
    }
    ///
    /// Patch the LPSS package with 16 P-states for _PSS Method
    ///
    if ((*CurrPtr == AML_NAME_OP) && (*Signature == SIGNATURE_32 ('L', 'P', 'S', 'S'))) {
      /*
        Check table dimensions.
        PSS package reserve space for LPSS_FVID_MAX_STATES number of P-states so check if the
        current number of P- states is more than LPSS_FVID_MAX_STATES. Also need to update the SSDT contents
        if the current number of P-states is less than LPSS_FVID_MAX_STATES.
      */
      PackageLength  = (UINT16 *) (CurrPtr + 6);

      if (NumberOfStates > LPSS_FVID_MAX_STATES) {
        *(CurrPtr + 8)  = (UINT8) LPSS_FVID_MAX_STATES;
        ///
        /// Update the Package length in AML package length format
        ///
        *PackageLength = ((LpssMaxPackageLength & 0x0F) | 0x40) | ((LpssMaxPackageLength << 4) & 0x0FF00);
      } else {
        *(CurrPtr + 8)  = (UINT8) NumberOfStates;
        ///
        /// Update the Package length in AML package length format
        ///
        *PackageLength = ((NewPackageLength & 0x0F) | 0x40) | ((Temp << 4) & 0x0FF00);
        ///
        /// Move SSDT contents
        ///
        CopyMem ((CurrPtr + NewPackageLength), (CurrPtr + LpssMaxPackageLength), EndOfTable - (CurrPtr + LpssMaxPackageLength));

        ///
        /// Save the new end of the SSDT
        ///
        EndOfTable = EndOfTable - (LpssMaxPackageLength - NewPackageLength);
      }

      PssPackage = (PSS_PACKAGE_LAYOUT *) (CurrPtr + 9);
      if (NumberOfStates > LPSS_FVID_MAX_STATES) {
        for (Index = 1; Index <= LPSS_FVID_MAX_STATES; Index++) {
          ///
          /// Update the _PSS table. If Turbo mode is supported, add one to the Max Non-Turbo frequency
          ///
          if ((CpuNvs->PpmFlags & PPM_TURBO) && (Index == 1)) {
            PssPackage->CoreFrequency = (UINT32) ((mFvidPointer[Index + 1].FvidState.Limit16BusRatio)* 100) + 1;
          } else if (mFvidPointer[Index].FvidState.Limit16BusRatio < MaximumEfficiencyRatio) {
            //
            // If cTDP Down Ratio == LFM, set it to 1% lower than LFM.
            //
            PnPercent = (MaximumEfficiencyRatio * 100) / MaximumNonTurboRatio;
            PssPackage->CoreFrequency = (MaximumNonTurboRatio * (PnPercent - 1)); // Simplified Calculation.
          } else {
            PssPackage->CoreFrequency = (UINT32) (mFvidPointer[Index].FvidState.Limit16BusRatio) * 100;
          }
          PssPackage->Power = (UINT32) mFvidPointer[Index].FvidState.Limit16Power;
          ///
          /// If it's PSS table, Control is the PERF_CTL value.
          /// Status entry is the same as control entry.
          /// TransLatency uses 10
          ///
          PssPackage->TransLatency  = NATIVE_PSTATE_LATENCY;
          PssPackage->Control       = (UINT32) LShiftU64 (mFvidPointer[Index].FvidState.Limit16BusRatio, 8);
          //
          // Ensure any future OS would not look for the IA32_PERF_STATUS MSR to check if the value matches
          //
          if (mFvidPointer[Index].FvidState.Limit16BusRatio < MaximumEfficiencyRatio) {
            PssPackage->Status        = (UINT32) LShiftU64 (MaximumEfficiencyRatio, 8);
          } else {
            PssPackage->Status        = (UINT32) LShiftU64 (mFvidPointer[Index].FvidState.Limit16BusRatio, 8);
          }
          PssPackage->BmLatency     = PSTATE_BM_LATENCY;
          PssPackage++;
        }
      } else {
        for (Index = 1; Index <= NumberOfStates; Index++) {
          ///
          /// Update the _PSS table. If Turbo mode is supported, add one to the Max Non-Turbo frequency
          ///
          if ((CpuNvs->PpmFlags & PPM_TURBO) && (Index == 1)) {
            PssPackage->CoreFrequency = (UINT32) ((mFvidPointer[Index + 1].FvidState.BusRatio)* 100) + 1;
          } else if (mFvidPointer[Index].FvidState.BusRatio < MaximumEfficiencyRatio) {
            //
            // If cTDP Down Ratio == LFM, set it to 1% lower than LFM.
            //
            PnPercent = (MaximumEfficiencyRatio * 100) / MaximumNonTurboRatio;
            PssPackage->CoreFrequency = (MaximumNonTurboRatio * (PnPercent - 1)); // Simplified Calculation.
          } else {
            PssPackage->CoreFrequency = (UINT32) (mFvidPointer[Index].FvidState.BusRatio) * 100;
          }
          PssPackage->Power = (UINT32) mFvidPointer[Index].FvidState.Power;
          ///
          /// If it's PSS table, Control is the PERF_CTL value.
          /// Status entry is the same as control entry.
          /// TransLatency uses 10
          ///
          PssPackage->TransLatency  = NATIVE_PSTATE_LATENCY;
          PssPackage->Control       = (UINT32) LShiftU64 (mFvidPointer[Index].FvidState.BusRatio, 8);
          //
          // Ensure any future OS would not look for the IA32_PERF_STATUS MSR to check if the value matches
          //
          if (mFvidPointer[Index].FvidState.BusRatio < MaximumEfficiencyRatio) {
            PssPackage->Status        = (UINT32) LShiftU64 (MaximumEfficiencyRatio, 8);
          } else {
            PssPackage->Status        = (UINT32) LShiftU64 (mFvidPointer[Index].FvidState.BusRatio, 8);
          }
          PssPackage->BmLatency     = PSTATE_BM_LATENCY;
          PssPackage++;
        }
      }
    }

    ///
    /// Patch the TPSS package with no limit P-states for _PSS Method
    ///
    if ((*CurrPtr == AML_NAME_OP) && (*Signature == SIGNATURE_32 ('T', 'P', 'S', 'S'))) {
      ASSERT (NumberOfStates <= TPSS_FVID_MAX_STATES);
      if (NumberOfStates <= TPSS_FVID_MAX_STATES) {

        *(CurrPtr + 8)  = (UINT8) NumberOfStates;
        PackageLength   = (UINT16 *) (CurrPtr + 6);
        ///
        /// Update the Package length in AML package length format
        ///
        *PackageLength = ((NewPackageLength & 0x0F) | 0x40) | ((Temp << 4) & 0x0FF00);
        ///
        /// Move SSDT contents
        ///
        CopyMem ((CurrPtr + NewPackageLength), (CurrPtr + TpssMaxPackageLength), EndOfTable - (CurrPtr + TpssMaxPackageLength));
        ///
        /// Save the new end of the SSDT
        ///
        EndOfTable = EndOfTable - (TpssMaxPackageLength - NewPackageLength);
      }

      PssPackage = (PSS_PACKAGE_LAYOUT *) (CurrPtr + 9);
      for (Index = 1; Index <= NumberOfStates; Index++) {
        ///
        /// Update the _PSS table. If Turbo mode is supported, add one to the Max Non-Turbo frequency
        ///
        if ((CpuNvs->PpmFlags & PPM_TURBO) && (Index == 1)) {
          PssPackage->CoreFrequency = (UINT32) ((mFvidPointer[Index + 1].FvidState.BusRatio)* 100) + 1;
        } else if (mFvidPointer[Index].FvidState.BusRatio < MaximumEfficiencyRatio) {
          //
          // If cTDP Down Ratio == LFM, set it to 1% lower than LFM.
          //
          PnPercent = (MaximumEfficiencyRatio * 100) / MaximumNonTurboRatio;
          PssPackage->CoreFrequency = (MaximumNonTurboRatio * (PnPercent - 1)); // Simplified Calculation.
        } else {
          PssPackage->CoreFrequency = (UINT32) (mFvidPointer[Index].FvidState.BusRatio) * 100;
        }
        PssPackage->Power = (UINT32) mFvidPointer[Index].FvidState.Power;
        ///
        /// If it's PSS table, Control is the PERF_CTL value.
        /// Status entry is the same as control entry.
        /// TransLatency uses 10
        ///
        PssPackage->TransLatency  = NATIVE_PSTATE_LATENCY;
        PssPackage->Control       = (UINT32) LShiftU64 (mFvidPointer[Index].FvidState.BusRatio, 8);
        //
        // Ensure any future OS would not look for the IA32_PERF_STATUS MSR to check if the value matches
        //
        if (mFvidPointer[Index].FvidState.BusRatio < MaximumEfficiencyRatio) {
          PssPackage->Status        = (UINT32) LShiftU64 (MaximumEfficiencyRatio, 8);
        } else {
          PssPackage->Status        = (UINT32) LShiftU64 (mFvidPointer[Index].FvidState.BusRatio, 8);
        }
        PssPackage->BmLatency     = PSTATE_BM_LATENCY;
        PssPackage++;
      }
    }
  }

  ASSERT (ScopePackageLengthPtr != NULL);
  if (ScopePackageLengthPtr == NULL) {
    return EFI_NOT_FOUND;
  }

  ///
  /// Update the Package length in AML package length format
  ///
  CurrPtr                 = (UINT8 *) ScopePackageLengthPtr;
  NewPackageLength        = Temp = (UINT16) (EndOfTable - CurrPtr);
  *ScopePackageLengthPtr  = ((NewPackageLength & 0x0F) | 0x40) | ((Temp << 4) & 0x0FF00);
  Table->Length   = (UINT32) (EndOfTable - (UINT8 *) Table);

  return EFI_SUCCESS;
}

/**
  This function updates CpuSsdt table PNVS/LPSS dynamically.

  @param[in]  Table         Pointer to ACPI table
  @param[in]  Gnvs          Pointer to platform global NVS data

  @retval                   none

**/
VOID
PatchCpuSsdtTable (
  IN EFI_ACPI_DESCRIPTION_HEADER   *Table,
  IN GLOBAL_NVS_AREA               *GlobalNvs
  )
{
  CPU_NVS_AREA            *CpuNvs;
  UINT8                   *CurrPtr;
  UINT32                  *Signature;

  CpuNvs      = (CPU_NVS_AREA *) &GlobalNvs->CpuNvs;
  CurrPtr     = (UINT8 *) Table;
  for (CurrPtr = (UINT8 *) Table; CurrPtr <= ((UINT8 *) Table + Table->Length); CurrPtr++) {
    Signature = (UINT32 *) (CurrPtr + 1);
    ///
    /// Update the CPU GlobalNvs area
    ///
    if ((*CurrPtr == AML_EXT_REGION_OP) && *Signature == SIGNATURE_32 ('P', 'N', 'V', 'S')) {
      ASSERT (*(UINT32 *) (CurrPtr + 1 + sizeof (*Signature) + 2) == 0xFFFF0000);
      ASSERT (*(UINT16 *) (CurrPtr + 1 + sizeof (*Signature) + 2 + sizeof (UINT32) + 1) == 0xAA55);
      ///
      /// Cpu Nvs Area address
      ///
      DEBUG ((DEBUG_INFO, "CPU PNVS Base Old=0x%08X New=0x%08X\n", *(UINT32 *)(CurrPtr + 1 + sizeof (*Signature) + 2), CpuNvs));
      *(UINT32 *) (CurrPtr + 1 + sizeof (*Signature) + 2) = (UINT32) (UINTN) CpuNvs;

      ///
      /// Cpu Nvs Area size
      ///
      DEBUG ((DEBUG_INFO, "CPU PNVS Size Old=0x%04X New=0x%04X\n", *(UINT16 *)(CurrPtr + 1 + sizeof (*Signature) + 2 + sizeof (UINT32) + 1), sizeof (CPU_NVS_AREA)));
      *(UINT16 *) (CurrPtr + 1 + sizeof (*Signature) + 2 + sizeof (UINT32) + 1) = sizeof (CPU_NVS_AREA);

      break;
    }
  }
}


/**
  Update bootloader reserved region.

  This function will erase bootloader reserved region when statemachine flag
  indicates a value of 0xFC.

  This condition will occur when power cycle happens in between clearing
  IBB signal and setting state machine flag to 0xFF.

  @retval  EFI_SUCCESS           The operation completed successfully.
  @retval  EFI_NOT_FOUND         Flash map pointer not founc
  @retval  others                Error setting state machine flag to 0xFF.
**/
EFI_STATUS
UpdateBlRsvdRegion ()
{
  UINT32      RsvdBase;
  UINT32      RsvdSize;
  EFI_STATUS  Status;
  FLASH_MAP     *FlashMap;
  FW_UPDATE_STATUS  FwUpdStatus;

  //
  // Get flash map pointer
  //
  FlashMap = GetFlashMapPtr();
  if (FlashMap == NULL) {
    DEBUG((DEBUG_ERROR, "Could not get flash map\n"));
    return EFI_NOT_FOUND;
  }

  //
  // If StateMachine is 0xFC, erase the bootloader reserved region
  //
  Status = GetComponentInfo(FLASH_MAP_SIG_BLRESERVED, &RsvdBase, &RsvdSize);
  if (EFI_ERROR(Status)) {
    DEBUG((DEBUG_ERROR, "Getting component info for bl rsvd region failed with status: %r\n", Status));
    return Status;
  }

  CopyMem (&FwUpdStatus, (VOID *)(UINTN)RsvdBase, sizeof(FW_UPDATE_STATUS));

  if (FwUpdStatus.StateMachine == FW_UPDATE_SM_PART_AB) {
    Status = SpiFlashErase (FlashRegionBios, FlashMap->RomSize - (~RsvdBase + 1), RsvdSize);
    if (EFI_ERROR (Status)) {
      DEBUG((DEBUG_ERROR, "Erasing Bootloader Reserved region failed with status: %r\n", Status));
      return Status;
    }
  }

  return EFI_SUCCESS;
}

/**
  Add a Smbios type string into a buffer

**/
STATIC
EFI_STATUS
AddSmbiosTypeString (
  SMBIOS_TYPE_STRINGS  *Dest,
  UINT8                 Type,
  UINT8                 Index,
  CHAR8                *String
  )
{
  UINTN   Length;

  Dest->Type    = Type;
  Dest->Idx     = Index;
  if (String != NULL) {
    Length = AsciiStrLen (String);

    Dest->String  = (CHAR8 *)AllocateZeroPool (Length + 1);
    if (Dest->String == NULL) {
      return EFI_OUT_OF_RESOURCES;
    }
    CopyMem (Dest->String, String, Length);
  }

  return EFI_SUCCESS;
}

/**
  Initialize necessary information for Smbios

  @retval EFI_SUCCESS             Initialized necessary information successfully
  @retval EFI_OUT_OF_RESOURCES    Failed to allocate memory for Smbios info

**/
EFI_STATUS
InitializeSmbiosInfo (
  VOID
  )
{
  CHAR8                 TempStrBuf[SMBIOS_STRING_MAX_LENGTH];
  UINT16                Index;
  UINT16                PlatformId;
  UINTN                 Length;
  SMBIOS_TYPE_STRINGS  *TempSmbiosStrTbl;
  BOOT_LOADER_VERSION  *VerInfoTbl;
  VOID                 *SmbiosStringsPtr;

  Index         = 0;
  PlatformId    = GetPlatformId ();
  TempSmbiosStrTbl  = (SMBIOS_TYPE_STRINGS *) AllocateTemporaryMemory (0);
  VerInfoTbl    = GetVerInfoPtr ();

  //
  // SMBIOS_TYPE_BIOS_INFORMATION
  //
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BIOS_INFORMATION,
    1, "Intel Corporation");
  if (VerInfoTbl != NULL) {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf),
      "SB_CML.%03d.%03d.%03d.%03d.%03d.%05d.%c-%016lX%a\0",
      VerInfoTbl->ImageVersion.SecureVerNum,
      VerInfoTbl->ImageVersion.CoreMajorVersion,
      VerInfoTbl->ImageVersion.CoreMinorVersion,
      VerInfoTbl->ImageVersion.ProjMajorVersion,
      VerInfoTbl->ImageVersion.ProjMinorVersion,
      VerInfoTbl->ImageVersion.BuildNumber,
      VerInfoTbl->ImageVersion.BldDebug ? 'D' : 'R',
      VerInfoTbl->SourceVersion,
      VerInfoTbl->ImageVersion.Dirty ? "-dirty" : "");
  } else {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "Unknown");
  }
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BIOS_INFORMATION,
    2, TempStrBuf);
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BIOS_INFORMATION,
    3, "Unknown date");

  //
  // SMBIOS_TYPE_SYSTEM_INFORMATION
  //
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_SYSTEM_INFORMATION,
    1, "Intel Corporation");
  if ((PlatformId == PLATFORM_ID_CML_S) || (PlatformId == PLATFORM_ID_CML_H)) {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "CometLake Client Platform");
  } else if (PlatformId == PLATFORM_ID_CML_V) {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "CometLake PCH-V Client Platform");
  } else {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "Unknown");
  }
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_SYSTEM_INFORMATION,
    2, TempStrBuf);
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_SYSTEM_INFORMATION,
    3, "0.1");
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_SYSTEM_INFORMATION,
    4, "System Serial Number");
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_SYSTEM_INFORMATION,
    5, "System SKU Number");
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_SYSTEM_INFORMATION,
    6, "CannonLake Client System");

  //
  // SMBIOS_TYPE_BASEBOARD_INFORMATION
  //
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BASEBOARD_INFORMATION,
    1, "Intel Corporation");
  if (PlatformId == PLATFORM_ID_CML_S) {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "CometLake S 82 UDIMM RVP");
  } else if (PlatformId == PLATFORM_ID_CML_H) {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "CometLake H DDR4 RVP");
  } else if (PlatformId == PLATFORM_ID_CML_V) {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "CometLake PCH-V  RVP");
  } else {
    AsciiSPrint (TempStrBuf, sizeof (TempStrBuf), "%a\0", "Unknown");
  }
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BASEBOARD_INFORMATION,
    2, TempStrBuf);
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BASEBOARD_INFORMATION,
    3, "1");
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_BASEBOARD_INFORMATION,
    4, "Board Serial Number");

  //
  // SMBIOS_TYPE_PROCESSOR_INFORMATION : TBD
  //

  //
  // SMBIOS_TYPE_END_OF_TABLE
  //
  AddSmbiosTypeString (&TempSmbiosStrTbl[Index++], SMBIOS_TYPE_END_OF_TABLE,
    0, NULL);

  Length = sizeof (SMBIOS_TYPE_STRINGS) * Index;
  SmbiosStringsPtr = AllocatePool (Length);
  if (SmbiosStringsPtr == NULL) {
    return EFI_OUT_OF_RESOURCES;
  }

  CopyMem (SmbiosStringsPtr, TempSmbiosStrTbl, Length);
  (VOID) PcdSet32S (PcdSmbiosStringsPtr, (UINT32)(UINTN)SmbiosStringsPtr);
  (VOID) PcdSet16S (PcdSmbiosStringsCnt, Index);

  return EFI_SUCCESS;
}


/**
  Print the output of the GPIO Config table that was read from CfgData.

  @param GpioPinNum           Number of GPIO entries in the table.

  @param GpioConfData         GPIO Config Data that was read from the Configuration region either from internal or external source.

**/
VOID
PrintGpioConfigTable (
  IN UINT32              GpioPinNum,
  IN VOID*               GpioConfData
)
{
  GPIO_INIT_CONFIG  *GpioInitConf;
  UINT32            *PadDataPtr;
  UINT32             Index;

  GpioInitConf = (GPIO_INIT_CONFIG *)GpioConfData;
  for (Index  = 0; Index < GpioPinNum; Index++) {
    PadDataPtr = (UINT32 *)&GpioInitConf->GpioConfig;
    DEBUG ((DEBUG_VERBOSE, "GPIO PAD: 0x%08X   DATA: 0x%08X 0x%08X\n", GpioInitConf->GpioPad, PadDataPtr[0], PadDataPtr[1]));
    GpioInitConf++;
  }
}


/**
  Retreive PadInfo embedded inside DW1 of GPIO CFG DATA.
  Prepare a PadInfo DWORD first, add into the GpioTable,
  followed by DW0 and DW1 directly from GPIO CFG DATA.
  This format of GpioTable is what the Gpio library expects.

  @param    GpioTable   Pointer to the GpioTable to be updated
  @param    GpioCfg     Pointer to the cfg data
  @param    Offset      Index of a particulr pin's DW0, DW1 in GpioCfg

  @retval   GpioTable   Pointer to fill the next gpio item
**/
UINT8 *
FillGpioTable (
  IN  UINT8         *GpioTable,
  IN  GPIO_CFG_HDR  *GpioCfg,
  IN  UINT32        Offset,
  IN  UINT8         ChipsetId

)
{
  GPIO_CFG_DATA_DW1 *Dw1;
  UINT32            *GpioItem;
  GPIO_PAD_FIELD    GpioPad = { 0, 0, 0, 0 };

  //
  // Get the DW1 and extract PadInfo
  //
  GpioItem = (UINT32 *) (GpioCfg->GpioTableData + Offset);
  Dw1 = (GPIO_CFG_DATA_DW1 *) (&GpioItem[1]);
  GpioPad.PadNum    = (UINT16) Dw1->PadNum;
  GpioPad.GrpIdx    = (UINT8)  Dw1->GrpIdx;
  GpioPad.ChipsetId = ChipsetId;

  //
  // Remove PadInfo data from DW1
  //
  Dw1->PadNum = 0;
  Dw1->GrpIdx = 0;

  //
  // Copy PadInfo(PinOffset), DW0, DW1
  //
  CopyMem (GpioTable, (VOID *)&GpioPad, sizeof(GPIO_PAD_FIELD));
  GpioTable += sizeof(GPIO_PAD_FIELD);
  CopyMem (GpioTable, GpioItem, GpioCfg->GpioItemSize);
  GpioTable += GpioCfg->GpioItemSize;

  return GpioTable;
}


/**
  Configure GPIOs

  @retval EFI_SUCCESS                   The function completed successfully
  @retval EFI_INVALID_PARAMETER         Invalid group or pad number
  @retval EFI_NOT_FOUND                 GPIO configuration data not found
  #retval EFI_LOAD_ERROR                GPIO configuration data corrupted
**/
EFI_STATUS
GpioInit (
  VOID
  )
{
  GPIO_CFG_HDR       *GpioCfgCurrHdr;
  GPIO_CFG_HDR       *GpioCfgBaseHdr;
  GPIO_CFG_HDR       *GpioCfgHdr;
  UINT32              GpioEntries;
  UINT32              Index;
  UINT32              Offset;
  UINT8              *GpioCfgDataBuffer;
  UINT8              *GpioTable;
  UINT8              ChipsetId = 0;

  //Find the GPIO CFG HDR
  GpioCfgCurrHdr = (GPIO_CFG_HDR *)FindConfigDataByTag (CDATA_GPIO_TAG);
  if (GpioCfgCurrHdr == NULL) {
    return EFI_NOT_FOUND;
  }

  GpioEntries    = 0;
  GpioCfgBaseHdr = NULL;

  //Find the GPIO CFG Data based on Platform ID. GpioTableData is the start of the GPIO entries
  if (GpioCfgCurrHdr->GpioBaseTableId < 16) {
    GpioCfgBaseHdr = (GPIO_CFG_HDR *)FindConfigDataByPidTag (GpioCfgCurrHdr->GpioBaseTableId, CDATA_GPIO_TAG);
    if (GpioCfgBaseHdr == NULL) {
      DEBUG ((DEBUG_ERROR, "Cannot find base GPIO table for platform ID %d\n", GpioCfgCurrHdr->GpioBaseTableId));
      return EFI_NOT_FOUND;
    }
    if (GpioCfgCurrHdr->GpioItemSize != GpioCfgBaseHdr->GpioItemSize) {
      DEBUG ((DEBUG_ERROR, "Inconsistent GPIO item size\n"));
      return EFI_LOAD_ERROR;
    }
    GpioCfgHdr = GpioCfgBaseHdr;
  } else {
    GpioCfgHdr = GpioCfgCurrHdr;
  }

  Offset     = 0;
  GpioTable  = (UINT8 *)AllocateTemporaryMemory (0);  //allocate new buffer
  if (GpioTable == NULL) {
    return EFI_OUT_OF_RESOURCES;
  }
  GpioCfgDataBuffer = GpioTable;
  ChipsetId  = 0;

  if (IsPchH()) {
    ChipsetId = CNL_H_CHIPSET_ID;
  } else if (IsPchLp()) {
    ChipsetId = CNL_LP_CHIPSET_ID;
  }

  for (Index = 0; Index  < GpioCfgHdr->GpioItemCount; Index++) {
    if (GpioCfgCurrHdr->GpioBaseTableBitMask[Index >> 3] & (1 << (Index & 7))) {
      GpioTable = FillGpioTable (GpioTable, GpioCfgHdr, Offset, ChipsetId);
      GpioEntries++;
    }
    Offset += GpioCfgHdr->GpioItemSize;
  }

  Offset = 0;
  if (GpioCfgBaseHdr != NULL) {
    for (Index = 0; Index  < GpioCfgCurrHdr->GpioItemCount; Index++) {
      GpioTable = FillGpioTable (GpioTable, GpioCfgCurrHdr, Offset, ChipsetId);
      GpioEntries++;
      Offset += GpioCfgCurrHdr->GpioItemSize;
    }
  }

  DEBUG_CODE_BEGIN ();
  PrintGpioConfigTable (GpioEntries, GpioCfgDataBuffer);
  DEBUG_CODE_END ();

  return GpioConfigurePads (GpioEntries, (GPIO_INIT_CONFIG *) GpioCfgDataBuffer);
}


/**
  Initialize Board specific things in Stage2 Phase

  @param[in]  InitPhase            Indicates a board init phase to be initialized

**/
VOID
EFIAPI
BoardInit (
  IN  BOARD_INIT_PHASE    InitPhase
)
{
  GEN_CFG_DATA    *GenericCfgData;
  SILICON_CFG_DATA  *SiliconCfgData;
  EFI_STATUS      Status;
  UINT32          RgnBase;
  UINT32          RgnSize;
  UINTN           LpcBase;
  UINTN           SpiBaseAddress;
  UINT16          TcoBase;
  UINT32          SaMcAddress;
  UINT32          AddressPort;
  UINTN           SpiBar0;
  UINT32          Length;
  UINT32          TsegBase;
  UINT32          TsegSize;
  UINT32          PayloadSelGpioData;
  UINT32          PayloadSelGpioPad;
  UINT32          PayloadId;
  UINTN           PmcBaseAddr;
  EFI_PEI_GRAPHICS_INFO_HOB *FspGfxHob;
  VOID                      *FspHobList;
  BL_SW_SMI_INFO            *BlSwSmiInfo;

  switch (InitPhase) {
  case PreSiliconInit:
    EnableLegacyRegions ();
    GpioInit ();
    SpiConstructor ();

    PayloadId = GetPayloadId ();
    GenericCfgData = (GEN_CFG_DATA *)FindConfigDataByTag (CDATA_GEN_TAG);
    if (GenericCfgData != NULL) {
      if (GenericCfgData->PayloadId == AUTO_PAYLOAD_ID_SIGNATURE) {
        PayloadId = 0;
      } else {
        PayloadId = GenericCfgData->PayloadId;
      }
    }

    //
    // Switch payloads based on configured GPIO pin
    //
    SiliconCfgData = (SILICON_CFG_DATA *)FindConfigDataByTag (CDATA_SILICON_TAG);
    if ((SiliconCfgData != NULL) && (SiliconCfgData->PayloadSelGpio.Enable != 0)){
      if (IsPchLp() == TRUE) {
        PayloadSelGpioPad = GPIO_CFG_PIN_TO_PAD(SiliconCfgData->PayloadSelGpio) | (GPIO_CNL_LP_CHIPSET_ID << 24);
      } else {
        PayloadSelGpioPad = GPIO_CFG_PIN_TO_PAD(SiliconCfgData->PayloadSelGpio) | (GPIO_CNL_H_CHIPSET_ID << 24);
      }
      Status = GpioGetInputValue (PayloadSelGpioPad, &PayloadSelGpioData);
      if (!EFI_ERROR (Status)) {
        if (PayloadSelGpioData == 0) {
          PayloadId = 0;
        } else {
          if ((GenericCfgData != NULL) && (GenericCfgData->PayloadId == AUTO_PAYLOAD_ID_SIGNATURE)) {
            PayloadId = UEFI_PAYLOAD_ID_SIGNATURE;
          }
        }
        DEBUG ((DEBUG_INFO, "Set PayloadId to 0x%08X based on GPIO config\n", PayloadId));
      }
    }
    mSiliconCfgData = SiliconCfgData;

    SetPayloadId (PayloadId);

    if (GetBootMode () != BOOT_ON_FLASH_UPDATE) {
      UpdateBlRsvdRegion ();
    }
    Status = GetComponentInfo (FLASH_MAP_SIG_VARIABLE, &RgnBase, &RgnSize);
    if (!EFI_ERROR(Status)) {
      VariableConstructor (RgnBase, RgnSize);
    }
    break;
  case PostSiliconInit:
    // Set TSEG base/size PCD
    TsegBase = MmioRead32 (TO_MM_PCI_ADDRESS (0x00000000) + TSEG) & ~0xF;
    TsegSize = MmioRead32 (TO_MM_PCI_ADDRESS (0x00000000) + BGSM) & ~0xF;
    TsegSize -= TsegBase;
    (VOID) PcdSet32S (PcdSmramTsegBase, TsegBase);
    (VOID) PcdSet32S (PcdSmramTsegSize, (UINT32)TsegSize);

    //
    // Reinitialize PCI bus master and memory space for Graphics device
    // Reinitialize the BAR for Graphics device
    //
    if (PcdGetBool (PcdFramebufferInitEnabled)) {
      FspGfxHob = NULL;
      FspHobList = GetFspHobListPtr ();
      if (FspHobList != NULL) {
        FspGfxHob = (EFI_PEI_GRAPHICS_INFO_HOB *)GetGuidHobData (FspHobList, &Length,
                      &gEfiGraphicsInfoHobGuid);
      }
      if (FspGfxHob != NULL) {
        PciAnd8 (PCI_LIB_ADDRESS(SA_IGD_BUS, SA_IGD_DEV, SA_IGD_FUN_0, PCI_COMMAND_OFFSET), \
                   (UINT8)(~EFI_PCI_COMMAND_BUS_MASTER));
        PciWrite32 (PCI_LIB_ADDRESS(SA_IGD_BUS, SA_IGD_DEV, SA_IGD_FUN_0, PCI_BASE_ADDRESSREG_OFFSET + 0x8), \
                   (UINT32)FspGfxHob->FrameBufferBase);
        //
        // Programming dummy value for the BAR
        // This is just to no leave the device without BAR, this value will be reprogrammed during
        // PCI enumeration.
        //
        PciWrite32 (PCI_LIB_ADDRESS(SA_IGD_BUS, SA_IGD_DEV, SA_IGD_FUN_0, PCI_BASE_ADDRESSREG_OFFSET), \
                   (UINT32)0xC0000000);
        PciWrite8 (PCI_LIB_ADDRESS(SA_IGD_BUS, SA_IGD_DEV, SA_IGD_FUN_0, PCI_COMMAND_OFFSET), \
                   EFI_PCI_COMMAND_MEMORY_SPACE | EFI_PCI_COMMAND_BUS_MASTER);
      }
    }

    //
    // SMRAMC LOCK must use CF8/CFC access
    //
    SaMcAddress = PCI_CF8_LIB_ADDRESS (SA_MC_BUS, SA_MC_DEV, SA_MC_FUN, R_SA_SMRAMC);
    AddressPort = IoRead32 (0xCF8);
    IoWrite32 (0xCF8, PCI_TO_CF8_ADDRESS (SaMcAddress));
    IoOr8 (0xCFC + (UINT16)(SaMcAddress & 3), BIT4 );
    IoWrite32 (0xCF8, AddressPort);

    //
    // Initialize Smbios Info for SmbiosInit
    //
    if (FeaturePcdGet (PcdSmbiosEnabled)) {
      InitializeSmbiosInfo ();
    }
    break;
  case PrePciEnumeration:
    break;
  case PostPciEnumeration:
    if (GetBootMode() == BOOT_ON_S3_RESUME) {
      ClearSmi ();
      RestoreS3RegInfo (FindS3Info (S3_SAVE_REG_COMM_ID));

      //
      // If payload registered a software SMI handler for bootloader to restore
      // SMRR base and mask in S3 resume path, trigger sw smi
      //
      BlSwSmiInfo = FindS3Info (BL_SW_SMI_COMM_ID);
      if (BlSwSmiInfo != NULL) {
        TriggerPayloadSwSmi (BlSwSmiInfo->BlSwSmiHandlerInput);
      }
    }
    break;
  case PrePayloadLoading:
    Status = IgdOpRegionInit ();
    if (EFI_ERROR (Status)) {
      DEBUG ((DEBUG_WARN, "VBT not found %r\n", Status));
    }
    ClearSmi ();
    if (GetPayloadId () == UEFI_PAYLOAD_ID_SIGNATURE && GetBootMode() != BOOT_ON_S3_RESUME) {
      ClearS3SaveRegion ();
      //
      // Set SMMBASE_INFO dummy strucutre in TSEG before others
      //
      mSmmBaseInfo.SmmBaseHdr.Count     = (UINT8) MpGetInfo()->CpuCount;
      mSmmBaseInfo.SmmBaseHdr.TotalSize = sizeof(BL_PLD_COMM_HDR) + mSmmBaseInfo.SmmBaseHdr.Count * sizeof(CPU_SMMBASE);
      Status = AppendS3Info ((VOID *)&mSmmBaseInfo, TRUE);
      //
      // Set REG_INFO struct in TSEG region except 'Val' for regs
      //
      mS3SaveReg.S3SaveHdr.TotalSize = sizeof(BL_PLD_COMM_HDR) + mS3SaveReg.S3SaveHdr.Count * sizeof(REG_INFO);
      AppendS3Info ((VOID *)&mS3SaveReg, FALSE);
    }
    break;
  case EndOfStages:
    // Lock down SPI for all other payload entry except FWUpdate and OSloader
    // as this phase is too early for them to lock it here
    SpiBaseAddress = GetDeviceAddr (OsBootDeviceSpi, 0);
    SpiBaseAddress = TO_MM_PCI_ADDRESS (SpiBaseAddress);

    SiliconCfgData = (SILICON_CFG_DATA *)FindConfigDataByTag (CDATA_SILICON_TAG);
    if ( (SiliconCfgData != NULL) && (SiliconCfgData->ECEnable == 1)){
      //
      // Enable decoding of I/O locations 62h and 66h to LPC
      //
      LpcBase = MmPciBase (0, PCI_DEVICE_NUMBER_PCH_LPC, 0);
      MmioOr16 (LpcBase + R_LPC_CFG_IOE, B_LPC_CFG_IOE_ME1);

      //
      // Enable EC's ACPI mode to control power to motherboard during Sleep (S3)
      //
      IoWrite16 (EC_C_PORT, EC_C_ACPI_ENABLE);
      DEBUG ((DEBUG_INFO, "Set EC to ACPI mode\n"));
    }

    if ((GetBootMode() != BOOT_ON_FLASH_UPDATE) && (GetPayloadId() != 0)) {
      // Set the BIOS Lock Enable and EISS bits
      MmioOr8 (SpiBaseAddress + R_SPI_CFG_BC, (UINT8) (B_SPI_CFG_BC_LE | B_SPI_CFG_BC_EISS));

      ClearFspHob ();
    }
    break;
  case ReadyToBoot:
    ClearSmi ();

    //
    // Do necessary locks, and clean up before jumping tp OS
    //

    // Lock down SPI for everything
    SpiBaseAddress = GetDeviceAddr (OsBootDeviceSpi, 0);
    SpiBaseAddress = TO_MM_PCI_ADDRESS (SpiBaseAddress);

    // Set the BIOS Lock Enable and EISS bits
    MmioOr8 (SpiBaseAddress + R_SPI_CFG_BC, (UINT8) (B_SPI_CFG_BC_LE | B_SPI_CFG_BC_EISS));

    //
    // Set Bios Interface Lock-Down (BILD)
    // B0:D31:F05  Offset DCh Bit 07
    //

    // Set the BILD
    MmioOr8 (SpiBaseAddress + R_SPI_CFG_BC, (UINT8)B_SPI_CFG_BC_BILD);

    //
    // set Flash Configuration Lock-Down (FLOCKDN)
    // B0:D31:F05  Offset 04h Bit 15
    //
    SpiBar0 = (UINTN)PciRead32 (PCI_LIB_ADDRESS (0, PCI_DEVICE_NUMBER_PCH_SPI, PCI_FUNCTION_NUMBER_PCH_SPI, R_SPI_CFG_BAR0));
    SpiBar0 &= ~(B_SPI_CFG_BAR0_MASK);
    if (SpiBar0 != 0) {
      MmioOr16 (SpiBar0 + R_SPI_MEM_HSFSC, (UINT16)B_SPI_MEM_HSFSC_FLOCKDN);
    }

    //
    // set SMI LOCK (SMI_LOCK)
    // B0:D31:F02  Offset A0h Bit 4
    //
    PmcBaseAddr = PCI_LIB_ADDRESS (
    DEFAULT_PCI_BUS_NUMBER_PCH,
    PCI_DEVICE_NUMBER_PCH_PMC,
    PCI_FUNCTION_NUMBER_PCH_PMC,
    0);
    PciOr8 (PmcBaseAddr + R_PMC_PWRM_GEN_PMCON_A, (UINT8)B_PMC_PWRM_GEN_PMCON_A_SMI_LOCK);

    ClearFspHob ();

    //
    // Lock down Tco WDT just before handling off to OS
    //
    TcoBase = MmioRead16(PCH_PCR_ADDRESS(PID_DMI, R_PCH_DMI_PCR_TCOBASE)) & B_PCH_DMI_PCR_TCOBASE_TCOBA;
    IoOr16 ((TcoBase + R_TCO_IO_TCO1_CNT), B_TCO_IO_TCO1_CNT_LOCK);
    break;
  case EndOfFirmware:
    break;
  default:
    break;
  }
}

/**
  Finds PCI Function Number of SerialIo devices.

  @param[in] SerialIoNumber             Serial IO device

  @retval                               SerialIo irq number
**/
UINT8
FindSerialIoIrq (
  IN PCH_SERIAL_IO_CONTROLLER  Device
  )
{
  UINT8                           DevNum;
  UINT8                           FuncNum;
  UINT8                           Index;
  UINT8                           Count;
  UINT8                           Irq;
  CONST SI_PCH_DEVICE_INTERRUPT_CONFIG  *IntConfig;

  DevNum  = GetSerialIoDeviceNumber (Device);
  FuncNum = GetSerialIoFunctionNumber (Device);

  if (IsPchLp() == TRUE) {
    IntConfig = mPchLpDevIntConfig;
    Count     = ARRAY_SIZE (mPchLpDevIntConfig);
  } else {
    IntConfig = mPchDevIntConfig;
    Count     = ARRAY_SIZE (mPchDevIntConfig);
  }

  for (Irq = 0, Index = 0; Index < Count; Index ++) {
    if ((IntConfig[Index].Device == DevNum) && (IntConfig[Index].Function == FuncNum)) {
      Irq = IntConfig[Index].Irq;
      break;
    }
  }

  return Irq;
}

/**
  Update FSP-S UPD config data

  @param[in]  FspsUpdPtr           The pointer to the FSP-S UPD to be updated.

**/
VOID
EFIAPI
UpdateFspConfig (
  IN  VOID     *FspsUpdPtr
)
{
  FSPS_UPD                  *FspsUpd;
  UINT32                    Index;
  UINT32                    Length;
  UINT32                    BaseAddress;
  UINT32                    RegionSize;
  EFI_STATUS                Status;
  FSP_S_TEST_CONFIG         *FspsTestConfig;
  UINT32                    *HdaVerbTablePtr;
  UINT8                     HdaVerbTableNum;
  UINT16                    PlatformId;
  PCIE_CFG_DATA             *PcieCfgData;
  GPU_CFG_DATA              *GpuCfgData;
  UINT8                     Data8;
  SILICON_CFG_DATA          *SiliconCfgData;

  PlatformId                              = GetPlatformId ();
  FspsUpd                                 = (FSPS_UPD *) FspsUpdPtr;

  FspsUpd->FspsConfig.PchPmSlpS3MinAssert       = 0;
  FspsUpd->FspsConfig.PchPmSlpS4MinAssert       = 0;
  FspsUpd->FspsConfig.PchPmSlpSusMinAssert      = 0;
  FspsUpd->FspsConfig.PchPmSlpAMinAssert        = 0;
  FspsUpd->FspsConfig.PchPmLpcClockRun          = 1;
  FspsUpd->FspsConfig.EnableTcoTimer            = 0;
  FspsUpd->FspsConfig.SataPwrOptEnable    = 1;

  if (IsPchLp()) {
    FspsUpd->FspsConfig.DevIntConfigPtr   = (UINT32)(UINTN) mPchLpDevIntConfig;
    FspsUpd->FspsConfig.NumOfDevIntConfig = ARRAY_SIZE (mPchLpDevIntConfig);
  } else {
    FspsUpd->FspsConfig.DevIntConfigPtr   = (UINT32)(UINTN) mPchDevIntConfig;
    FspsUpd->FspsConfig.NumOfDevIntConfig = ARRAY_SIZE (mPchDevIntConfig);
    FspsUpd->FspsConfig.EnableTcoTimer    = 1;
  }

  FspsUpd->FspsConfig.GpioIrqRoute        = DEFAULT_GPIO_IRQ_ROUTE;
  FspsUpd->FspsConfig.SciIrqSelect        = 9;
  FspsUpd->FspsConfig.TcoIrqEnable        = 0;
  FspsUpd->FspsConfig.TcoIrqSelect        = 9;

  HdaVerbTablePtr = (UINT32 *) AllocateZeroPool (2 * sizeof (UINT32));

  if (HdaVerbTablePtr != NULL) {
    HdaVerbTableNum = 0;
    HdaVerbTablePtr[HdaVerbTableNum++]   = (UINT32)(UINTN) &HdaVerbTableDisplayAudio;
    HdaVerbTablePtr[HdaVerbTableNum++]   = (UINT32)(UINTN) &CmlHdaVerbTableAlc711;
    FspsUpd->FspsConfig.PchHdaVerbTablePtr      = (UINT32)(UINTN) HdaVerbTablePtr;
    FspsUpd->FspsConfig.PchHdaVerbTableEntryNum = HdaVerbTableNum;
  } else {
    DEBUG ((DEBUG_ERROR, "UpdateFspConfig Error: Could not allocate Memory for HdaVerbTable\n"));
  }
  FspsUpd->FspsConfig.GraphicsConfigPtr   = PcdGet32(PcdGraphicsVbtAddress);

  CopyMem (&FspsUpd->FspsConfig.PxRcConfig, mPxRcConfig, sizeof(mPxRcConfig));

  // Set debug uart in PCI mode
  Data8 = GetDebugPort ();
  if (Data8 < PCH_MAX_SERIALIO_UART_CONTROLLERS) {
    FspsUpd->FspsConfig.SerialIoUartMode[Data8] = 1;
  }
  //
  // USB config
  //
  FspsUpd->FspsConfig.XdciEnable                            = FALSE;
    FspsUpd->FspsTestConfig.PchXhciOcLock                     = TRUE;

  Length = GetPchXhciMaxUsb2PortNum ();
  for (Index = 0; Index < Length; Index++) {
    FspsUpd->FspsConfig.PortUsb20Enable[Index]              = TRUE;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[Index]           = UsbOverCurrentPinMax;
    FspsUpd->FspsConfig.Usb2AfePetxiset[Index]              = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[Index]                = 5;
    FspsUpd->FspsConfig.Usb2AfePredeemp[Index]              = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[Index]             = 0;
  }

  Length = GetPchXhciMaxUsb3PortNum ();
  for (Index = 0; Index < Length; Index++) {
    FspsUpd->FspsConfig.PortUsb30Enable[Index]              = TRUE;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[Index]           = UsbOverCurrentPinMax;
    FspsUpd->FspsConfig.Usb3HsioTxDeEmphEnable[Index]       = 0;
    FspsUpd->FspsConfig.Usb3HsioTxDeEmph[Index]             = 0;
    FspsUpd->FspsConfig.Usb3HsioTxDownscaleAmpEnable[Index] = 0;
    FspsUpd->FspsConfig.Usb3HsioTxDownscaleAmp[Index]       = 0;
    }

  if (IsPchLp()) {
    FspsUpd->FspsConfig.Usb2OverCurrentPin[0]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[1]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[2]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[3]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[4]               = UsbOverCurrentPin3;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[5]               = UsbOverCurrentPin3;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[6]               = UsbOverCurrentPin3;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[7]               = UsbOverCurrentPin3;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[8]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[9]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[10]              = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[11]              = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[12]              = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[13]              = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[14]              = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[15]              = UsbOverCurrentPinSkip;

    FspsUpd->FspsConfig.Usb3OverCurrentPin[0]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[1]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[2]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[3]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[4]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[5]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[6]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[7]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[8]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[9]               = UsbOverCurrentPinSkip;

    Length = GetPchUsb2MaxPhysicalPortNum ();
    for (Index = 0; Index < Length; Index++) {
      FspsUpd->FspsConfig.Usb2AfePetxiset[Index]              = 6;
      FspsUpd->FspsConfig.Usb2AfeTxiset[Index]                = 0;
      FspsUpd->FspsConfig.Usb2AfePredeemp[Index]              = 3;
      FspsUpd->FspsConfig.Usb2AfePehalfbit[Index]             = 0;
    }
  } else {
    FspsUpd->FspsConfig.Usb2OverCurrentPin[0]               = UsbOverCurrentPin4;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[1]               = UsbOverCurrentPin0;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[2]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[3]               = UsbOverCurrentPin5;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[4]               = UsbOverCurrentPin5;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[5]               = UsbOverCurrentPin0;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[6]               = UsbOverCurrentPin1;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[7]               = UsbOverCurrentPin1;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[8]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[9]               = UsbOverCurrentPin3;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[10]              = UsbOverCurrentPin3;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[11]              = UsbOverCurrentPin6;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[12]              = UsbOverCurrentPin6;
    FspsUpd->FspsConfig.Usb2OverCurrentPin[13]              = UsbOverCurrentPin0;

    FspsUpd->FspsConfig.Usb3OverCurrentPin[0]               = UsbOverCurrentPin4;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[1]               = UsbOverCurrentPin0;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[2]               = UsbOverCurrentPin2;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[3]               = UsbOverCurrentPin5;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[4]               = UsbOverCurrentPin5;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[5]               = UsbOverCurrentPin0;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[6]               = UsbOverCurrentPin1;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[7]               = UsbOverCurrentPin1;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[8]               = UsbOverCurrentPinSkip;
    FspsUpd->FspsConfig.Usb3OverCurrentPin[9]               = UsbOverCurrentPin3;

    FspsUpd->FspsConfig.Usb2AfePetxiset[0]                  = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[0]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[0]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[0]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[1]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[1]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[1]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[1]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[2]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[2]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[2]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[2]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[3]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[3]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[3]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[3]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[4]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[4]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[4]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[4]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[5]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[5]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[5]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[5]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[6]                  = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[6]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[6]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[6]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[7]                  = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[7]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[7]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[7]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[8]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[8]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[8]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[8]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[9]                  = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[9]                    = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[9]                  = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[9]                 = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[10]                 = 6;
    FspsUpd->FspsConfig.Usb2AfeTxiset[10]                   = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[10]                 = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[10]                = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[11]                 = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[11]                   = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[11]                 = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[11]                = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[12]                 = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[12]                   = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[12]                 = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[12]                = 0;

    FspsUpd->FspsConfig.Usb2AfePetxiset[13]                 = 7;
    FspsUpd->FspsConfig.Usb2AfeTxiset[13]                   = 0;
    FspsUpd->FspsConfig.Usb2AfePredeemp[13]                 = 3;
    FspsUpd->FspsConfig.Usb2AfePehalfbit[13]                = 0;
  }

  GpuCfgData = (GPU_CFG_DATA *) FindConfigDataByTag (CDATA_GPU_TAG);
  if (GpuCfgData != NULL) {
    FspsUpd->FspsConfig.DdiPortEdp  = GpuCfgData->DdiPortEdp;
    FspsUpd->FspsConfig.DdiPortBHpd = GpuCfgData->DdiPortBHpd;
    FspsUpd->FspsConfig.DdiPortCHpd = GpuCfgData->DdiPortCHpd;
    FspsUpd->FspsConfig.DdiPortDHpd = GpuCfgData->DdiPortDHpd;
    FspsUpd->FspsConfig.DdiPortFHpd = GpuCfgData->DdiPortFHpd;
    FspsUpd->FspsConfig.DdiPortBDdc = GpuCfgData->DdiPortBDdc;
    FspsUpd->FspsConfig.DdiPortCDdc = GpuCfgData->DdiPortCDdc;
    FspsUpd->FspsConfig.DdiPortDDdc = GpuCfgData->DdiPortDDdc;
    FspsUpd->FspsConfig.DdiPortFDdc = GpuCfgData->DdiPortFDdc;
    DEBUG ((DEBUG_INFO, "DdiPort Config: %d %d %d %d %d %d %d %d %d\n",
      FspsUpd->FspsConfig.DdiPortEdp,
      FspsUpd->FspsConfig.DdiPortBHpd, FspsUpd->FspsConfig.DdiPortCHpd,
      FspsUpd->FspsConfig.DdiPortDHpd, FspsUpd->FspsConfig.DdiPortFHpd,
      FspsUpd->FspsConfig.DdiPortBDdc, FspsUpd->FspsConfig.DdiPortCDdc,
      FspsUpd->FspsConfig.DdiPortDDdc, FspsUpd->FspsConfig.DdiPortFDdc));
  }

  //
  // PCIE config
  //
  if ((PlatformId == PLATFORM_ID_CML_S) || (PlatformId == PLATFORM_ID_CML_V)){
    FspsUpd->FspsConfig.PegPhysicalSlotNumber[0]              = 1;
    FspsUpd->FspsConfig.PegPhysicalSlotNumber[1]              = 2;
    FspsUpd->FspsConfig.PegPhysicalSlotNumber[2]              = 3;
  }

  PcieCfgData = (PCIE_CFG_DATA *) FindConfigDataByTag (CDATA_PCIE_TAG);
  if (PcieCfgData == NULL) {
    DEBUG ((DEBUG_ERROR, "Missing PCIE RP Cfg Data!\n"));
  } else {
    Length = GetPchMaxPciePortNum ();
    for (Index = 0; Index < Length; Index++) {
      FspsUpd->FspsConfig.PcieRpAspm[Index]                   = (UINT8) PcieCfgData->RpFeatures0[Index].Aspm;
      FspsUpd->FspsConfig.PcieRpPmSci[Index]                  = (UINT8) PcieCfgData->RpFeatures0[Index].PmSciEn;
      FspsUpd->FspsConfig.PcieRpMaxPayload[Index]             = (UINT8) PcieCfgData->RpFeatures0[Index].MaxPld;
      FspsUpd->FspsConfig.PcieRpPhysicalSlotNumber[Index]     = (UINT8) Index;
      FspsUpd->FspsConfig.PcieRpL1Substates[Index]            = (UINT8) PcieCfgData->RpFeatures0[Index].L1SubStates;
      FspsUpd->FspsConfig.PcieRpEnableCpm[Index]              = (UINT8) PcieCfgData->RpFeatures0[Index].CpmEn;
      FspsUpd->FspsConfig.PcieRpGen3EqPh3Method[Index]        = (UINT8) PcieCfgData->RpFeatures0[Index].Gen3EqPh3Method;

      FspsUpd->FspsConfig.PcieRpLtrEnable[Index]                = (UINT8)  PcieCfgData->RpFeatures0[Index].LtrEn;
      FspsUpd->FspsTestConfig.PcieRpLtrMaxSnoopLatency[Index]   = (UINT16) PcieCfgData->RpFeatures0[Index].MaxSnoopLat;
      FspsUpd->FspsTestConfig.PcieRpLtrMaxNoSnoopLatency[Index] = (UINT16) PcieCfgData->RpFeatures0[Index].MaxNoSnoopLat;

      FspsUpd->FspsTestConfig.PcieRpSnoopLatencyOverrideMode[Index]           = (UINT8) PcieCfgData->RpFeatures0[Index].SnoopLatMode;
      FspsUpd->FspsTestConfig.PcieRpSnoopLatencyOverrideMultiplier[Index]     = (UINT8) PcieCfgData->RpFeatures0[Index].SnoopLatMul;
      FspsUpd->FspsTestConfig.PcieRpSnoopLatencyOverrideValue[Index]          = (UINT16)PcieCfgData->RpFeatures0[Index].SnoopLatVal;
      FspsUpd->FspsTestConfig.PcieRpNonSnoopLatencyOverrideMode[Index]        = (UINT8) PcieCfgData->RpFeatures0[Index].NoSnoopLatMode;
      FspsUpd->FspsTestConfig.PcieRpNonSnoopLatencyOverrideMultiplier[Index]  = (UINT8) PcieCfgData->RpFeatures0[Index].NoSnoopLatMul;
      FspsUpd->FspsTestConfig.PcieRpNonSnoopLatencyOverrideValue[Index]       = (UINT16)PcieCfgData->RpFeatures0[Index].NoSnoopLatVal;

      FspsUpd->FspsTestConfig.PcieRpUptp[Index]               = (UINT8) PcieCfgData->RpFeatures0[Index].Uptp;
      FspsUpd->FspsTestConfig.PcieRpDptp[Index]               = (UINT8) PcieCfgData->RpFeatures0[Index].Dptp;

      FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[Index]         = (UINT8) PcieCfgData->RpFeatures0[Index].EqPh3Cm;
      FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[Index]         = (UINT8) PcieCfgData->RpFeatures0[Index].EqPh3Cp;

      FspsUpd->FspsConfig.PcieRpClkReqDetect[Index]           = (UINT8) PcieCfgData->RpFeatures0[Index].ClkReqDetect;
      FspsUpd->FspsConfig.PcieRpAdvancedErrorReporting[Index] = (UINT8) PcieCfgData->RpFeatures0[Index].AdvErrReport;
    }


  }

  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[0]                = 4;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[0]                = 8;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[1]                = 6;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[1]                = 2;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[2]                = 8;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[2]                = 6;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[3]                = 10;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[3]                = 8;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[4]                = 12;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[4]                = 2;

  if ((PlatformId == PLATFORM_ID_CML_S) || (PlatformId == PLATFORM_ID_CML_V)){
    FspsUpd->FspsConfig.VrPowerDeliveryDesign = 0x0D;
  } else if (PlatformId == PLATFORM_ID_CML_H) {
    FspsUpd->FspsConfig.VrPowerDeliveryDesign = 0x1F;
  }

  //
  // CPU power management config
  //
  FspsUpd->FspsConfig.TdcEnable[0]                        = 0x1;
  FspsUpd->FspsConfig.TdcEnable[1]                        = 0x1;
  FspsUpd->FspsConfig.TdcEnable[3]                        = 0x1;
  FspsUpd->FspsConfig.TdcPowerLimit[1]                    = 0x2b0;
  FspsUpd->FspsConfig.TdcPowerLimit[3]                    = 0xc8;
  FspsUpd->FspsConfig.AcLoadline[0]                       = 0x406;
  FspsUpd->FspsConfig.AcLoadline[1]                       = 0xb4;
  FspsUpd->FspsConfig.AcLoadline[3]                       = 0x10e;
  FspsUpd->FspsConfig.DcLoadline[0]                       = 0x406;
  FspsUpd->FspsConfig.DcLoadline[1]                       = 0xb4;
  FspsUpd->FspsConfig.DcLoadline[3]                       = 0x10e;
  FspsUpd->FspsConfig.Psi1Threshold[0]                    = 0x50;
  FspsUpd->FspsConfig.Psi1Threshold[1]                    = 0x50;
  FspsUpd->FspsConfig.Psi1Threshold[2]                    = 0x50;
  FspsUpd->FspsConfig.Psi1Threshold[3]                    = 0x50;
  FspsUpd->FspsConfig.Psi1Threshold[4]                    = 0x50;
  FspsUpd->FspsConfig.Psi2Threshold[0]                    = 0x14;
  FspsUpd->FspsConfig.Psi2Threshold[1]                    = 0x14;
  FspsUpd->FspsConfig.Psi2Threshold[2]                    = 0x14;
  FspsUpd->FspsConfig.Psi2Threshold[3]                    = 0x14;
  FspsUpd->FspsConfig.Psi2Threshold[4]                    = 0x14;
  FspsUpd->FspsConfig.Psi3Threshold[0]                    = 0x4;
  FspsUpd->FspsConfig.Psi3Threshold[1]                    = 0x4;
  FspsUpd->FspsConfig.Psi3Threshold[2]                    = 0x4;
  FspsUpd->FspsConfig.Psi3Threshold[3]                    = 0x4;
  FspsUpd->FspsConfig.Psi3Threshold[4]                    = 0x4;
  FspsUpd->FspsConfig.IccMax[0]                           = 0x2c;
  FspsUpd->FspsConfig.IccMax[1]                           = 0x230;
  FspsUpd->FspsConfig.IccMax[3]                           = 0x80;
  FspsUpd->FspsConfig.McivrSpreadSpectrum                 = 0x3;

  FspsUpd->FspsTestConfig.OneCoreRatioLimit               = 0x29;
  FspsUpd->FspsTestConfig.TwoCoreRatioLimit               = 0x28;
  FspsUpd->FspsTestConfig.ThreeCoreRatioLimit             = 0x27;
  FspsUpd->FspsTestConfig.FourCoreRatioLimit              = 0x26;
  FspsUpd->FspsTestConfig.FiveCoreRatioLimit              = 0x25;
  FspsUpd->FspsTestConfig.SixCoreRatioLimit               = 0x24;
  FspsUpd->FspsTestConfig.TccActivationOffset             = 0x0;
  FspsUpd->FspsTestConfig.TccOffsetClamp                  = 0x0;

  FspsUpd->FspsTestConfig.PowerLimit1                     = 0x0;
  FspsUpd->FspsTestConfig.PowerLimit2Power                = 0x0;
  FspsUpd->FspsTestConfig.PowerLimit3                     = 0x0;
  FspsUpd->FspsTestConfig.PowerLimit4                     = 0x0;
  FspsUpd->FspsTestConfig.Custom1PowerLimit1              = 0x0;
  FspsUpd->FspsTestConfig.Custom1PowerLimit2              = 0x0;
  FspsUpd->FspsTestConfig.Custom2PowerLimit1              = 0x0;
  FspsUpd->FspsTestConfig.Custom2PowerLimit2              = 0x0;
  FspsUpd->FspsTestConfig.Custom3PowerLimit1              = 0x0;
  FspsUpd->FspsTestConfig.Custom3PowerLimit2              = 0x0;
  FspsUpd->FspsTestConfig.Custom1PowerLimit1Time          = 0x0;
  FspsUpd->FspsTestConfig.Custom1TurboActivationRatio     = 0x0;
  FspsUpd->FspsTestConfig.Custom2PowerLimit1Time          = 0x0;
  FspsUpd->FspsTestConfig.Custom2TurboActivationRatio     = 0x0;
  FspsUpd->FspsTestConfig.Custom3PowerLimit1Time          = 0x0;
  FspsUpd->FspsTestConfig.Custom3TurboActivationRatio     = 0x0;

  FspsUpd->FspsTestConfig.VoltageOptimization             = 0x0;
  FspsUpd->FspsTestConfig.TStates                         = 0x0;
  FspsUpd->FspsTestConfig.ProcHotResponse                 = 0x0;
  FspsUpd->FspsTestConfig.Cx                              = 0x1;
  FspsUpd->FspsTestConfig.PkgCStateLimit                  = 0xff;
  FspsUpd->FspsTestConfig.MaxRatio                        = 0x8;
  FspsUpd->FspsTestConfig.PsysPmax                        = 0x0;
  FspsUpd->FspsTestConfig.CstateLatencyControl0Irtl       = 0x4e;

  SiliconCfgData = (SILICON_CFG_DATA *)FindConfigDataByTag (CDATA_SILICON_TAG);
  if (SiliconCfgData != NULL) {
    FspsUpd->FspsConfig.DebugInterfaceEnable        = SiliconCfgData->DebugInterfaceEnable;
  }

  /* Flash protection range setting */
  Status = SpiGetRegionAddress (FlashRegionBios, &BaseAddress, &RegionSize);
  if (!EFI_ERROR (Status)) {
    FspsUpd->FspsConfig.PchWriteProtectionEnable[0] = 0x0;
    FspsUpd->FspsConfig.PchReadProtectionEnable[0]  = 0x0;
    FspsUpd->FspsConfig.PchProtectedRangeBase[0]    = (UINT16)(BaseAddress >> 12);
    FspsUpd->FspsConfig.PchProtectedRangeLimit[0]   = (UINT16)(((BaseAddress + RegionSize) - 1) >> 12);
  }

  if (GetBootMode() == BOOT_ON_FLASH_UPDATE) {
    FspsTestConfig = &FspsUpd->FspsTestConfig;
    FspsTestConfig->PchLockDownBiosInterface = FALSE;
    FspsTestConfig->PchLockDownRtcLock       = FALSE;
    FspsTestConfig->PchSbAccessUnlock        = TRUE;
    DEBUG ((DEBUG_INFO, "Firmware update mode, unlock Bios setting\n"));
  }

  if (!(UpdateFspsSgxConfig (FspsUpd))) {
    DEBUG ((DEBUG_INFO, "FSP-S variables for Intel(R) SGX were NOT updated.\n"));
  }

  //
  // FSPS UPDs from BIOS
  //

  // FspsConfig->LogoPtr = 0x96deb000;
  // FspsConfig->LogoSize = 0x309e;
  // FspsConfig->GraphicsConfigPtr = 0x96def000;
  // FspsConfig->BltBufferAddress = 0x96de0000;
  // FspsConfig->DevIntConfigPtr = 0x94bf7abc;
  // FspsConfig->NumOfDevIntConfig = 0x34;
  // FspsConfig->PchHdaVerbTablePtr = 0x94bf8578;
  // FspsConfig->ChipsetInitBinPtr = 0xffd882c0;
  // FspsConfig->ChipsetInitBinLen = 0x1380;
  // FspsConfig->PchPcieDeviceOverrideTablePtr = 0x96e19950;
  // FspsConfig->BgpdtHash[0] = 0xbba9e28f772a14a5;
  // FspsConfig->BgpdtHash[1] = 0x5a461fc5a8599984;
  // FspsConfig->BgpdtHash[2] = 0x9663b5a55bfa6791;
  // FspsConfig->BgpdtHash[3] = 0x56eda102dafa0987;
  // FspsConfig->BiosGuardAttr = 0x36;
  // FspsConfig->BiosGuardModulePtr = 0xffd7df10;
  // FspsConfig->SiSsidTablePtr = 0x96e19428;
  // FspsConfig->SiNumberOfSsidTableEntry = 0x45;
  // FspsConfig->OneCoreRatioLimit = 0x2a;
  // FspsConfig->TwoCoreRatioLimit = 0x29;
  // FspsConfig->ThreeCoreRatioLimit = 0x28;
  // FspsConfig->FourCoreRatioLimit = 0x27;
  // FspsConfig->FiveCoreRatioLimit = 0x26;
  // FspsConfig->SixCoreRatioLimit = 0x25;
  // FspsConfig->SevenCoreRatioLimit = 0x25;
  // FspsConfig->EightCoreRatioLimit = 0x25;
  // FspsConfig->SgxSinitDataFromTpm = 0x0;
  // FspsConfig->TestGnaErrorCheckDis = 0x0;
  // FspsConfig->SaTestModeEdramInternal = 0x3;
  // FspsConfig->SaTestSpcLock = 0x0;
  // FspsConfig->PchTestTselLock = 0x0;
  // FspsConfig->PchTestTscLock = 0x0;
  // FspsConfig->PchTestPhlcLock = 0x0;
  // FspsConfig->TestCnviBtUartType = 0x3;

  FspsUpd->FspsConfig.WatchDogTimerOs = 0x0;
  FspsUpd->FspsConfig.ForcMebxSyncUp = 0x1;
  FspsUpd->FspsConfig.DdiPortFHpd = 0x0;
  FspsUpd->FspsConfig.DdiPortBDdc = 0x1;
  FspsUpd->FspsConfig.DdiPortFDdc = 0x0;
  FspsUpd->FspsConfig.TdcPowerLimit[1] = 0x0;
  FspsUpd->FspsConfig.TdcPowerLimit[3] = 0x0;
  FspsUpd->FspsConfig.AcLoadline[0] = 0x0;
  FspsUpd->FspsConfig.AcLoadline[1] = 0x0;
  FspsUpd->FspsConfig.AcLoadline[3] = 0x0;
  FspsUpd->FspsConfig.DcLoadline[0] = 0x0;
  FspsUpd->FspsConfig.DcLoadline[1] = 0x0;
  FspsUpd->FspsConfig.DcLoadline[3] = 0x0;
  FspsUpd->FspsConfig.IccMax[0] = 0x0;
  FspsUpd->FspsConfig.IccMax[1] = 0x0;
  FspsUpd->FspsConfig.IccMax[3] = 0x0;
  FspsUpd->FspsConfig.CpuBistData = 0x94bfb210;
  FspsUpd->FspsConfig.VrPowerDeliveryDesign = 0x0;
  FspsUpd->FspsConfig.SerialIoSpi0CsPolarity[1] = 0x0;
  FspsUpd->FspsConfig.SerialIoSpi1CsPolarity[1] = 0x0;
  FspsUpd->FspsConfig.SerialIoSpi0CsEnable[0] = 0x0;
  FspsUpd->FspsConfig.SerialIoSpi1CsEnable[0] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartBaudRate[0] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartBaudRate[1] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartParity[0] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartParity[1] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartDataBits[0] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartDataBits[1] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartStopBits[0] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartStopBits[1] = 0x0;
  FspsUpd->FspsConfig.SerialIoUartPowerGating[0] = 0x2;
  FspsUpd->FspsConfig.SerialIoUartDmaEnable[2] = 0x1;
  FspsUpd->FspsConfig.PortUsb30Enable[2] = 0x1;
  FspsUpd->FspsConfig.Usb2AfePetxiset[2] = 0x6;
  FspsUpd->FspsConfig.Usb2AfePetxiset[3] = 0x6;
  FspsUpd->FspsConfig.Usb2AfePetxiset[4] = 0x6;
  FspsUpd->FspsConfig.Usb2AfePredeemp[1] = 0x3;
  FspsUpd->FspsConfig.PchIshI2c0GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshI2c1GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp0GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp1GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp2GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp3GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp4GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp5GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchIshGp6GpioAssign = 0x1;
  FspsUpd->FspsConfig.PchLockDownBiosLock = 0x1;
  FspsUpd->FspsConfig.PcieRpAdvancedErrorReporting[13] = 0x1;
  FspsUpd->FspsConfig.PcieRpAdvancedErrorReporting[18] = 0x1;
  FspsUpd->FspsConfig.PcieRpAdvancedErrorReporting[19] = 0x1;
  FspsUpd->FspsConfig.PcieRpAdvancedErrorReporting[20] = 0x1;
  FspsUpd->FspsConfig.PcieRpAdvancedErrorReporting[21] = 0x1;
  FspsUpd->FspsConfig.PcieRpUnsupportedRequestReport[5] = 0x0;
  FspsUpd->FspsConfig.PcieRpSystemErrorOnFatalError[18] = 0x0;
  FspsUpd->FspsConfig.PcieRpMaxPayload[0] = 0x1;
  FspsUpd->FspsConfig.PcieRpMaxPayload[8] = 0x1;
  FspsUpd->FspsConfig.PcieRpMaxPayload[12] = 0x1;
  FspsUpd->FspsConfig.PcieRpAspm[2] = 0x4;
  FspsUpd->FspsConfig.PcieRpAspm[19] = 0x4;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[0] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[1] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[2] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[3] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[4] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[5] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[6] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[8] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[9] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[10] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[11] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[12] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[13] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[14] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[15] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[16] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[17] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[18] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[19] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[20] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[21] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[22] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCm[23] = 0x6;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[0] = 0x2;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[1] = 0x2;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[14] = 0x2;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[15] = 0x2;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[16] = 0x2;
  FspsUpd->FspsConfig.PcieEqPh3LaneParamCp[19] = 0x2;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[0] = 0x6;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[3] = 0x0;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCm[4] = 0x0;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[1] = 0xc;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[2] = 0x8;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[3] = 0x0;
  FspsUpd->FspsConfig.PcieSwEqCoeffListCp[4] = 0x0;
  FspsUpd->FspsConfig.PchPmSlpS0Enable = 0x1;
  FspsUpd->FspsConfig.SataPwrOptEnable = 0x1;
  FspsUpd->FspsConfig.SataPortsExternal[3] = 0x0;
  FspsUpd->FspsConfig.SataPortsExternal[4] = 0x0;
  FspsUpd->FspsConfig.SataPortsExternal[5] = 0x0;
  FspsUpd->FspsConfig.SataPortsExternal[6] = 0x0;
  FspsUpd->FspsConfig.SataPortsSpinUp[5] = 0x0;
  FspsUpd->FspsConfig.DmiTS0TW = 0x3;
  FspsUpd->FspsConfig.DmiTS1TW = 0x2;
  FspsUpd->FspsConfig.DmiTS2TW = 0x1;
  FspsUpd->FspsConfig.PchMemoryPmsyncEnable[0] = 0x1;
  FspsUpd->FspsConfig.PchMemoryPmsyncEnable[1] = 0x1;
  FspsUpd->FspsConfig.PchMemoryC0TransmitEnable[0] = 0x1;
  FspsUpd->FspsConfig.PchMemoryC0TransmitEnable[1] = 0x1;
  FspsUpd->FspsConfig.PchTemperatureHotLevel = 0x154;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[0] = 0x0;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[2] = 0x7;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[3] = 0x7;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[4] = 0x1;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[5] = 0x1;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[6] = 0x6;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[7] = 0x4;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[8] = 0x3;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[9] = 0x2;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[10] = 0x5;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[11] = 0x5;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[12] = 0x2;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[14] = 0x0;
  FspsUpd->FspsConfig.Usb2OverCurrentPin[15] = 0x0;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[1] = 0x1;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[2] = 0x1;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[3] = 0x0;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[4] = 0x2;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[5] = 0x3;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[6] = 0x0;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[7] = 0x2;
  FspsUpd->FspsConfig.Usb3OverCurrentPin[9] = 0xff;
  FspsUpd->FspsConfig.EnableTcoTimer = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[0] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[1] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[2] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[3] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[4] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[5] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[6] = 0x0;
  FspsUpd->FspsConfig.SataPortsDevSlpResetConfig[7] = 0x0;
  FspsUpd->FspsConfig.SendEcCmd = 0x96dfefcf;
  FspsUpd->FspsConfig.EcCmdProvisionEav = 0xb1;
  FspsUpd->FspsConfig.EcCmdLock = 0xb2;

}

/**
  Save MRC data into the reserved SPI region

  @param[in]  Buffer            The pointer to MRC data to be saved.
  @param[in]  Length            The length of MRC data to be saved.
  @return     Resulting of saving MRC data to SPI

**/
EFI_STATUS
EFIAPI
SaveNvsData (
  IN  VOID    *Buffer,
  IN  UINT32   Length
)
{
  EFI_STATUS  Status;
  UINT32      Address;
  UINT32      BaseAddress;
  UINT32      RegionSize;
  UINT32      MrcDataRegSize;
  UINTN       PmcBaseAddr;

  Status = GetComponentInfo (FLASH_MAP_SIG_MRCDATA, &Address, &MrcDataRegSize);
  if (EFI_ERROR(Status)) {
    return EFI_NOT_FOUND;
  }

  if (Length > MrcDataRegSize) {
    return EFI_INVALID_PARAMETER;
  }

  //
  // Compare input data against the stored MRC training data
  // if they match, no need to update again.
  //
  if (CompareMem ((VOID *)(UINTN)Address, Buffer, Length) == 0){
    return EFI_ALREADY_STARTED;
  }

  Status = SpiGetRegionAddress (FlashRegionBios, &BaseAddress, &RegionSize);
  if (EFI_ERROR (Status)) {
    return Status;
  }

  BaseAddress = ((UINT32)(~RegionSize) + 1);
  if (Address < BaseAddress) {
    return EFI_ACCESS_DENIED;
  }

  Address -= BaseAddress;
  if ((Address + ROUNDED_UP(Length, KB_(4))) > RegionSize) {
    return EFI_OUT_OF_RESOURCES;
  }

  if (!EFI_ERROR(Status)) {
    Status = SpiFlashErase (FlashRegionBios, Address, ROUNDED_UP(Length, KB_(4)));
    if (!EFI_ERROR(Status)) {
      Status = SpiFlashWrite (FlashRegionBios, Address, Length, Buffer);
      if (!EFI_ERROR(Status)) {
        DEBUG ((DEBUG_INFO, "MRC data successfully cached to 0x%X\n", Address));

        PmcBaseAddr = PCI_LIB_ADDRESS (
            DEFAULT_PCI_BUS_NUMBER_PCH,
            PCI_DEVICE_NUMBER_PCH_PMC,
            PCI_FUNCTION_NUMBER_PCH_PMC,
            0);

        PciAnd16(
            PmcBaseAddr + R_PMC_PWRM_GEN_PMCON_B,
            (UINT16) ~(B_PMC_PWRM_GEN_PMCON_B_SUS_PWR_FLR )
        );
        PciAndThenOr8 (
            PmcBaseAddr + R_PMC_PWRM_GEN_PMCON_A + 2,
            (UINT8) ~((B_PMC_PWRM_GEN_PMCON_A_MS4V ) >> 16),
            B_PMC_PWRM_GEN_PMCON_A_DISB >> 16
            );
      }
    }
  }

  return Status;
}

/**
  Update Serial Interface Information for Payload

  @param[in]  SerialPortInfo    Serial Interface Information to be updated for Payload

**/
VOID
EFIAPI
UpdateSerialPortInfo (
  IN  SERIAL_PORT_INFO  *SerialPortInfo
)
{
  SerialPortInfo->BaseAddr64 = GetSerialPortBase ();
  SerialPortInfo->BaseAddr   = (UINT32) SerialPortInfo->BaseAddr64;
  SerialPortInfo->RegWidth = GetSerialPortStrideSize();
  if (SerialPortInfo->BaseAddr < 0x10000) {
    // IO Type
    SerialPortInfo->Type = 1;
  } else {
    // MMIO Type
    SerialPortInfo->Type = 2;
  }

}

/**
 Update the OS boot option

 @param OsBootOptionList pointer to boot option list.
 **/
VOID
EFIAPI
UpdateOsBootMediumInfo (
  OUT  OS_BOOT_OPTION_LIST  *OsBootOptionList
  )
{
  FillBootOptionListFromCfgData (OsBootOptionList);

  return;
}

/**
  Update Frame Buffer Information

  @param[out]  GfxInfo    Frame Buffer Information to be updated

**/
VOID
EFIAPI
UpdateFrameBufferInfo (
  OUT  EFI_PEI_GRAPHICS_INFO_HOB   *GfxInfo
)
{
  if (PcdGetBool (PcdIntelGfxEnabled)) {
    GfxInfo->FrameBufferBase = PciRead32 (PCI_LIB_ADDRESS(0, 2, 0, 0x18)) & 0xFFFFFF00;
  }
}


/**
 Update the frame buffer device info.

 @param[out] GfxDeviceInfo   pointer to EFI_PEI_GRAPHICS_DEVICE_INFO_HOB structure.
 **/
VOID
UpdateFrameBufferDeviceInfo (
  OUT  EFI_PEI_GRAPHICS_DEVICE_INFO_HOB   *GfxDeviceInfo
  )
{
  if (PcdGetBool (PcdIntelGfxEnabled)) {
    GfxDeviceInfo->BarIndex = 1;
    GfxDeviceInfo->VendorId = PciRead16 (PCI_LIB_ADDRESS (0, 2, 0, 0));
    GfxDeviceInfo->DeviceId = PciRead16 (PCI_LIB_ADDRESS (0, 2, 0, 2));
  }
}



/**
 Update loader SMM info.

 @param[out] LdrSmmInfo     pointer to SMM information HOB

**/
VOID
UpdateSmmInfo (
  OUT  LDR_SMM_INFO           *LdrSmmInfo
)
{
  if (LdrSmmInfo == NULL) {
    return;
  }

  UINTN         PmcBaseAddr;

  PmcBaseAddr = MM_PCI_ADDRESS (
    DEFAULT_PCI_BUS_NUMBER_PCH,
    PCI_DEVICE_NUMBER_PCH_PMC,
    PCI_FUNCTION_NUMBER_PCH_PMC,
    0);

  LdrSmmInfo->SmmBase = PcdGet32 (PcdSmramTsegBase);
  LdrSmmInfo->SmmSize = PcdGet32 (PcdSmramTsegSize);
  LdrSmmInfo->Flags = SMM_FLAGS_4KB_COMMUNICATION;
  DEBUG ((DEBUG_INFO, "SmmRamBase = 0x%x, SmmRamSize = 0x%x\n", LdrSmmInfo->SmmBase, LdrSmmInfo->SmmSize));

  //
  // Update smi ctrl register data
  //
  LdrSmmInfo->SmiCtrlReg.RegType    = (UINT8)REG_TYPE_IO;
  LdrSmmInfo->SmiCtrlReg.RegWidth   = (UINT8)WIDE32;
  LdrSmmInfo->SmiCtrlReg.SmiGblPos  = (UINT8)HighBitSet32 (B_ACPI_IO_SMI_EN_GBL_SMI);
  LdrSmmInfo->SmiCtrlReg.SmiApmPos  = (UINT8)HighBitSet32 (B_ACPI_IO_SMI_EN_APMC);
  LdrSmmInfo->SmiCtrlReg.SmiEosPos  = (UINT8)HighBitSet32 (B_ACPI_IO_SMI_EN_EOS);
  LdrSmmInfo->SmiCtrlReg.Address    = (UINT32)(ACPI_BASE_ADDRESS + R_ACPI_IO_SMI_EN);

  //
  // Update smi status register data
  //
  LdrSmmInfo->SmiStsReg.RegType    = (UINT8)REG_TYPE_IO;
  LdrSmmInfo->SmiStsReg.RegWidth   = (UINT8)WIDE32;
  LdrSmmInfo->SmiStsReg.SmiApmPos  = (UINT8)HighBitSet32 (B_ACPI_IO_SMI_STS_APM);
  LdrSmmInfo->SmiStsReg.Address    = (UINT32)(ACPI_BASE_ADDRESS + R_ACPI_IO_SMI_STS);

  //
  // Update smi lock register data
  //
  LdrSmmInfo->SmiLockReg.RegType    = (UINT8)REG_TYPE_MMIO;
  LdrSmmInfo->SmiLockReg.RegWidth   = (UINT8)WIDE32;
  LdrSmmInfo->SmiLockReg.SmiLockPos = (UINT8)HighBitSet32 (B_PMC_PWRM_GEN_PMCON_A_SMI_LOCK);
  LdrSmmInfo->SmiLockReg.Address    = (UINT32)(PmcBaseAddr + R_PMC_PWRM_GEN_PMCON_A);

}

/**
 Update loader platform info.

 @param[out] LoaderPlatformInfo pointer to platform info HOB

**/
VOID
UpdateLoaderPlatformInfo (
  OUT LOADER_PLATFORM_INFO        *LoaderPlatformInfo
)
{

  PLATFORM_DATA               *PlatformData;

  PlatformData = (PLATFORM_DATA *)GetPlatformDataPtr ();

  if(PlatformData != NULL) {
    LoaderPlatformInfo->HwState = PlatformData->BtGuardInfo.VerifiedBoot | (PlatformData->BtGuardInfo.MeasuredBoot << 1);
    LoaderPlatformInfo->Flags   = FLAGS_SPI_DISABLE_SMM_WRITE_PROTECT;

    if (PlatformData->BtGuardInfo.TpmType == dTpm20)
      LoaderPlatformInfo->TpmType = TPM_TYPE_DTPM20;
    else if (PlatformData->BtGuardInfo.TpmType == Ptt)
      LoaderPlatformInfo->TpmType = TPM_TYPE_PTT;
    else if (PlatformData->BtGuardInfo.TpmType == TpmNone)
      LoaderPlatformInfo->TpmType = TPM_TYPE_NONE;

    DEBUG ((DEBUG_INFO, "Stage2: HwState 0x%x\n", LoaderPlatformInfo->HwState));
  }
}

/**
 Update Hob Info with platform specific data

 @param  Guid          The GUID to tag the customized HOB.
 @param  HobInfo       The start address of GUID HOB data.
 **/VOID
EFIAPI
PlatformUpdateHobInfo (
  IN CONST EFI_GUID              *Guid,
  OUT      VOID                  *HobInfo
)
{
  ASSERT (Guid != NULL);
  ASSERT (HobInfo != NULL);

  if ((Guid == NULL) || (HobInfo == NULL)) {
    return;
  }

  // Just compare Guid memory addresses which are in Stage2 data section instead of CompareGuid ()
  if (Guid == &gEfiGraphicsInfoHobGuid) {
    UpdateFrameBufferInfo (HobInfo);
  } else if (Guid == &gEfiGraphicsDeviceInfoHobGuid) {
    UpdateFrameBufferDeviceInfo (HobInfo);
  } else if (Guid == &gLoaderSerialPortInfoGuid) {
    UpdateSerialPortInfo (HobInfo);
  } else if (Guid == &gOsBootOptionGuid) {
    UpdateOsBootMediumInfo (HobInfo);
  } else if (Guid == &gSmmInformationGuid) {
    UpdateSmmInfo (HobInfo);
  } else if (Guid == &gLoaderPlatformInfoGuid) {
    UpdateLoaderPlatformInfo (HobInfo);
  }
}

/**
  Update Platform related ACPI Tables

  @param[in]  Current         A specific ACPI table pointer to be updated

**/
EFI_STATUS
EFIAPI
PlatformUpdateAcpiTable (
  IN UINT8                   *Current
)
{
  EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_SPACE_BASE_ADDRESS_ALLOCATION_STRUCTURE *MmCfg;
  EFI_ACPI_DESCRIPTION_HEADER *Table;
  UINT8                       *Ptr;
  UINT8                       *End;
  GLOBAL_NVS_AREA             *GlobalNvs;
  UINT32                       Base;
  UINT16                       Size;
  EFI_STATUS                   Status;
  VOID                        *FspHobList;

  GlobalNvs  = (GLOBAL_NVS_AREA *)(UINTN) PcdGet32 (PcdAcpiGnvsAddress);

  Table = (EFI_ACPI_DESCRIPTION_HEADER *) Current;
  Ptr  = (UINT8 *)Table;
  End  = (UINT8 *)Table + Table->Length;

  if (Table->Signature == EFI_ACPI_5_0_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE_SIGNATURE) {
    if ((mSiliconCfgData == NULL) || (mSiliconCfgData->ECEnable == 0)) {
      return EFI_UNSUPPORTED;
    }
  }

  if (Table->Signature == EFI_ACPI_5_0_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE) {
    for (; Ptr < End; Ptr++) {
      if (*(Ptr-1) != AML_NAME_OP)
        continue;
      if (*(UINT32 *)Ptr == SIGNATURE_32 ('P','N','V','B')) {
        Base = (UINT32) (UINTN) &GlobalNvs->PchNvs;
        DEBUG ((DEBUG_INFO, "PNVB Old=0x%08X New=0x%08X\n", *(UINT32 *)(Ptr + 5), Base));
        *(UINT32 *)(Ptr + 5) = Base;
      } else if (*(UINT32 *)Ptr == SIGNATURE_32 ('P','N','V','L')) {
        Size = sizeof (PCH_NVS_AREA);
        DEBUG ((DEBUG_INFO, "PNVL Old=0x%08X New=0x%08X\n", *(UINT16 *)(Ptr + 5), Size));
        *(UINT16 *)(Ptr + 5) = Size;
        // PNVL is after PNVB
        break;
      }
    }
  } else if (Table->Signature == \
    EFI_ACPI_5_0_PCI_EXPRESS_MEMORY_MAPPED_CONFIGURATION_SPACE_BASE_ADDRESS_DESCRIPTION_TABLE_SIGNATURE) {
    MmCfg = (EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_SPACE_BASE_ADDRESS_ALLOCATION_STRUCTURE *)
            ((EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_HEADER *)Ptr + 1);
    Base  = 0;
    while ((UINT8 *)MmCfg < End) {
      MmCfg->BaseAddress = PcdGet64 (PcdPciExpressBaseAddress) + Base;
      Base += 0x10000000;
      MmCfg++;
    }
  } else if (Table->OemTableId == SIGNATURE_64 ('S', 'a', 'S', 's', 'd', 't', ' ', 0)) {
    for (; Ptr < End; Ptr++) {
      if (*(UINT32 *)Ptr == SIGNATURE_32 ('S','A','N','V')) {
        Base = (UINT32) (UINTN) &GlobalNvs->SaNvs;
        DEBUG ((DEBUG_INFO, "SANV Base Old=0x%08X New=0x%08X\n", *(UINT32 *)(Ptr + 6), Base));
        *(UINT32 *)(Ptr + 6) = Base;

        Size = sizeof (SYSTEM_AGENT_NVS_AREA);
        DEBUG ((DEBUG_INFO, "SANV Size Old=0x%04X New=0x%04X\n", *(UINT16 *)(Ptr + 11), Size));
        *(UINT16 *)(Ptr + 11) = Size;
        break;
      }
    }
  } else if (Table->Signature == NHLT_ACPI_TABLE_SIGNATURE) {
    GlobalNvs->PchNvs.NHLA  = (UINT64)(UINTN) Table;
    GlobalNvs->PchNvs.NHLL  = Table->Length;
    DEBUG ((DEBUG_INFO, "NHLT Base 0x%08X, Size 0x%08X\n", (UINT32)(UINTN)GlobalNvs->PchNvs.NHLA, GlobalNvs->PchNvs.NHLL));
  } else if (Table->OemTableId == SIGNATURE_64 ('C', 'p', 'u', 'S', 's', 'd', 't', 0)) {
    PatchCpuSsdtTable (Table, GlobalNvs);
  } else if (Table->OemTableId == SIGNATURE_64 ('C', 'p', 'u', '0', 'I', 's', 't', 0)) {
    PatchCpuIstTable (Table, GlobalNvs);
  }

  if (Table->Signature == EFI_BDAT_TABLE_SIGNATURE) {
    FspHobList = GetFspHobListPtr ();
    if (FspHobList != NULL) {
      UpdateBdatAcpiTable (Table, FspHobList);
      DEBUG ( (DEBUG_INFO, "Updated BDAT Table in AcpiTable Entries\n") );
    }
  }

  if (FeaturePcdGet (PcdMeasuredBootEnabled)){
    if ((Table->Signature == EFI_ACPI_5_0_TRUSTED_COMPUTING_PLATFORM_2_TABLE_SIGNATURE) ||
          (Table->OemTableId == ACPI_SSDT_TPM2_DEVICE_OEM_TABLE_ID)) {

      if ((GetFeatureCfg () & FEATURE_MEASURED_BOOT) != 0) {
        Status = UpdateTpm2AcpiTable(Table);
        if (EFI_ERROR (Status)) {
          DEBUG ((DEBUG_ERROR, "UpdateTpm2AcpiTable fails! - %r\n", Status));
          ASSERT_EFI_ERROR (Status);
        }
          DEBUG ((DEBUG_ERROR, "UpdateTpm2AcpiTable - %r\n", Status));
          return Status;
      }
      return EFI_UNSUPPORTED;
    }
  }

  if (FeaturePcdGet (PcdPsdBiosEnabled)) {
    if (Table->Signature == EFI_ACPI_PSD_SIGNATURE) {
      PSD_CFG_DATA *PsdCfgData = NULL;
      PsdCfgData = (PSD_CFG_DATA *)FindConfigDataByTag (CDATA_PSD_TAG);
      if (PsdCfgData != NULL) {
        if (PsdCfgData->EnablePsd == 1) {
          UpdateAcpiPsdTable ( (VOID* )Current );
          DEBUG ( (DEBUG_INFO, "Updated Psd Table in AcpiTable Entries\n") );
        }
      }
    }
  }

  return EFI_SUCCESS;
}


/**
 Update CPU NVS from CpuInitDataHob

 @param[in, out]  CpuNvs           Pointer to CPU NVS region

**/
VOID
UpdateCpuNvs (
  IN OUT CPU_NVS_AREA                   *CpuNvs
  )
{
  EFI_HOB_GUID_TYPE                     *GuidHob;
  CPU_INIT_DATA_HOB                     *CpuInitDataHob;
  VOID                                  *FspHobList;

  if (CpuNvs == NULL) {
    DEBUG ((DEBUG_ERROR, "Invalid Cpu Nvs pointer!!!\n"));
    return;
  }

  ///
  /// Get CPU Init Data Hob
  ///
  GuidHob = NULL;
  FspHobList = GetFspHobListPtr ();
  if (FspHobList != NULL) {
    GuidHob = GetNextGuidHob (&gCpuInitDataHobGuid, FspHobList);
  }
  if (GuidHob == NULL) {
    DEBUG ((DEBUG_ERROR, "CPU Data HOB not available\n"));
    return;
  }

  CpuInitDataHob = GET_GUID_HOB_DATA (GuidHob);
  CopyMem (CpuNvs, (VOID *)(UINTN)CpuInitDataHob->CpuGnvsPointer, sizeof (CPU_NVS_AREA));
  DEBUG ((DEBUG_INFO, "Update Cpu Nvs Done\n"));

  DEBUG ((DEBUG_INFO, "Revision 0x%X, PpmFlags 0x%08X\n", CpuNvs->Revision, CpuNvs->PpmFlags));

  ///
  /// Initialize FVID table pointer
  ///
  mFvidPointer = (FVID_TABLE *) (UINTN) CpuInitDataHob->FvidTable;
}

/**
  Dynamic update of Global NVS data

  @param[in] GnvsIn       Pointer to global nvs region

**/
VOID
EFIAPI
PlatformUpdateAcpiGnvs (
  IN VOID  *GnvsIn
)
{
  GLOBAL_NVS_AREA         *GlobalNvs;
  PLATFORM_NVS_AREA       *PlatformNvs;
  PCH_NVS_AREA            *PchNvs;
  CPU_NVS_AREA            *CpuNvs;
  SYSTEM_AGENT_NVS_AREA   *SaNvs;
  SYS_CPU_INFO            *SysCpuInfo;
  CONST UINT8             *PchSerialIoDevModeTable;
  UINT8                    Index;
  UINT8                    Length;
  UINT8                    RpNum;
  UINT8                    RpDev;
  UINT8                    RpFun;
  UINT8                    FuncIndex;
  UINT32                   Data32;
  UINT16                   PlatformId;
  GPIO_GROUP               GroupToGpeDwX[3];
  UINT32                   GroupDw[3];
  SILICON_CFG_DATA        *SiliconCfgData;

  GlobalNvs   = (GLOBAL_NVS_AREA *) GnvsIn;
  PlatformNvs = (PLATFORM_NVS_AREA *) &GlobalNvs->PlatformNvs;
  PchNvs      = (PCH_NVS_AREA *) &GlobalNvs->PchNvs;
  CpuNvs      = (CPU_NVS_AREA *) &GlobalNvs->CpuNvs;
  SaNvs       = (SYSTEM_AGENT_NVS_AREA *) &GlobalNvs->SaNvs;
  ZeroMem (GlobalNvs, sizeof (GLOBAL_NVS_AREA));

  PlatformId = GetPlatformId ();

  PlatformNvs->Ps2MouseEnable               = 0x0;
  PlatformNvs->Ps2KbMsEnable                = 0x0;

  // HD-Audio - board specific
  PlatformNvs->I2SC     = 0;
  if (IsPchLp()) {
    PlatformNvs->I2SI   = GPIO_CNL_LP_GPP_C8;
    PlatformNvs->I2SB   = 0;
  } else {
    PlatformNvs->I2SI   = GPIO_CNL_H_GPP_F5;
    PlatformNvs->I2SB   = 2;
  }
  PlatformNvs->HdaDspPpModuleMask = 0;

  if ((PlatformId == PLATFORM_ID_CML_H) ||  (PlatformId == PLATFORM_ID_CML_S) || (PlatformId == PLATFORM_ID_CML_V)) {
    PlatformNvs->PcdH8S2113SIO              = 1;
  }

  PlatformNvs->ApicEnable                   = 1;
  SiliconCfgData = (SILICON_CFG_DATA *)FindConfigDataByTag (CDATA_SILICON_TAG);
  if ( (SiliconCfgData != NULL) && (SiliconCfgData->ECEnable == 1)){
    PlatformNvs->EcAvailable                  = 1;
    PlatformNvs->EcLowPowerMode               = 0;
    PlatformNvs->EcSmiGpioPin                 = 0;
    PlatformNvs->EcLowPowerModeGpioPin        = 0;
    if (PlatformNvs->EcAvailable == 1) {
      if (PlatformId == PLATFORM_ID_CML_H) {
        PlatformNvs->EcSmiGpioPin             = GPIO_CNL_H_GPP_E3;
        PlatformNvs->EcLowPowerModeGpioPin    = GPIO_CNL_H_GPP_B23;
      } else if ((PlatformId == PLATFORM_ID_CML_S) || (PlatformId == PLATFORM_ID_CML_V)) {
        PlatformNvs->EcSmiGpioPin             = GPIO_CNL_H_GPP_I3;
        PlatformNvs->EcLowPowerModeGpioPin    = 0;
      }
    }
  }

  PlatformNvs->PowerState                   = 1;
  PlatformNvs->Ac1TripPoint                 = 55;
  PlatformNvs->Ac0TripPoint                 = 71;
  PlatformNvs->Ac1FanSpeed                  = 75;
  PlatformNvs->Ac0FanSpeed                  = 100;
  PlatformNvs->PassiveThermalTripPoint      = 95;
  PlatformNvs->PassiveTc1Value              = 1;
  PlatformNvs->PassiveTc2Value              = 5;
  PlatformNvs->PassiveTspValue              = 10;
  PlatformNvs->CriticalThermalTripPoint     = 110;

  PlatformNvs->EnableDptf                   = 0; // not supported for now
  PlatformNvs->EnableSaDevice               = 1;

  PchNvs->PchSeries     = PchSeries ();
  PchNvs->PchGeneration = (UINT16) PchGeneration ();
  PchNvs->PchStepping   = (UINT16) PchStepping ();

  Length = GetPchMaxPciePortNum ();
  for (RpNum = 0; RpNum < Length; RpNum++) {
    Index     = RpNum / PCH_PCIE_CONTROLLER_PORTS;
    FuncIndex = RpNum - mPchPcieControllerInfo[Index].RpNumBase;
    RpDev     = mPchPcieControllerInfo[Index].DevNum;
    Data32    = MmioRead32 (PCH_PCR_ADDRESS (mPchPcieControllerInfo[Index].Pid, R_SPX_PCR_PCD));
    RpFun     = (Data32 >> (FuncIndex * S_SPX_PCR_PCD_RP_FIELD)) & B_SPX_PCR_PCD_RP1FN;

    Data32 = ((UINT8) RpDev << 16) | (UINT8) RpFun;
    PchNvs->RpAddress[RpNum] = Data32;
    DEBUG ((DEBUG_INFO, "RpAddress[%d] = 0x%08X\n", RpNum, PchNvs->RpAddress[RpNum]));

    // Need to match with FSP-S UPD
    PchNvs->PcieLtrMaxSnoopLatency[RpNum]   = 0x1003;
    PchNvs->PcieLtrMaxNoSnoopLatency[RpNum] = 0x1003;
  }

  //
  // Update HPET base address.
  //
  PchNvs->HPTE          = TRUE;
  PchNvs->HPTB          = HPET_BASE_ADDRESS;

  //
  // Update SBREG_BAR.
  //
  PchNvs->SBRG          = PCH_PCR_BASE_ADDRESS;

  //
  // Update PMC ACPIBASE and PWRMBASE
  //
  PchNvs->PMBS          = ACPI_BASE_ADDRESS;

  PchNvs->PWRM          = PCH_PWRM_BASE_ADDRESS;
  PchNvs->SdPowerEnableActiveHigh          = 1;
  PchNvs->GBES          = 1;

  PchNvs->EmmcEnabled = 1;
  PchNvs->SdPowerEnableActiveHigh = 1;
  PchNvs->EMH4 = 1;
  PchNvs->EMDS = 0x4;

  //
  // GPIO device
  //
  PchNvs->SGIR  = DEFAULT_GPIO_IRQ_ROUTE;
  PchNvs->GPHD  = 0;

  GpioGetGroupDwToGpeDwX (
    &GroupToGpeDwX[0], &GroupDw[0],
    &GroupToGpeDwX[1], &GroupDw[1],
    &GroupToGpeDwX[2], &GroupDw[2]
    );

  PchNvs->GEI0 = (UINT8) GpioGetGroupIndexFromGroup (GroupToGpeDwX[0]);
  PchNvs->GEI1 = (UINT8) GpioGetGroupIndexFromGroup (GroupToGpeDwX[1]);
  PchNvs->GEI2 = (UINT8) GpioGetGroupIndexFromGroup (GroupToGpeDwX[2]);
  PchNvs->GED0 = (UINT8) GroupDw[0];
  PchNvs->GED1 = (UINT8) GroupDw[1];
  PchNvs->GED2 = (UINT8) GroupDw[2];
  DEBUG ((DEBUG_INFO, "GEI [0x%X 0x%X 0x%X], GED [0x%X 0x%X 0x%X]\n",
    PchNvs->GEI0, PchNvs->GEI1, PchNvs->GEI2,
    PchNvs->GED0, PchNvs->GED1, PchNvs->GED2));

  if (IsPchLp()) {
    PchSerialIoDevModeTable = mPchLpSerialIoDevMode;
  } else {
    PchSerialIoDevModeTable = mPchSerialIoDevMode;
  }

  for (Index = 0; Index < PCH_MAX_SERIALIO_CONTROLLERS; Index ++) {
    PchNvs->SMD[Index] = PchSerialIoDevModeTable[Index];
    PchNvs->SIR[Index] = FindSerialIoIrq (Index);
    PchNvs->SB0[Index] = FindSerialIoBar (Index, 0);
    PchNvs->SB1[Index] = FindSerialIoBar (Index, 1);

    DEBUG ((DEBUG_INFO, "SerialIo[%d] %d, %d, 0x%08X, 0x%08X\n", Index, \
      PchNvs->SMD[Index], PchNvs->SIR[Index], PchNvs->SB0[Index], PchNvs->SB1[Index]));
  }

  //
  // Update platformId in NVS area
  //
  PlatformNvs->PlatformId = (UINT8) GetPlatformId ();

  SaNvs->Mmio32Base   = PcdGet32(PcdPciResourceMem32Base);
  SaNvs->Mmio32Length = ACPI_MMIO_BASE_ADDRESS - SaNvs->Mmio32Base;

  SaNvs->AlsEnable                    = 0;
  SaNvs->IgdState                     = 1;
  SaNvs->BrightnessPercentage         = 100;
  SaNvs->IgdBootType                  = 0;
  SaNvs->IgdPanelType                 = 0;
  SaNvs->IgdPanelScaling              = 0;
  SaNvs->IgdDvmtMemSize               = 2;
  SaNvs->IgdFunc1Enable               = 0;
  Data32                              = PciRead32 (PCI_LIB_ADDRESS(0, 0, 0, 0x48));
  Data32                             &= (UINT32) ~BIT0;
  SaNvs->IgdHpllVco                   = MmioRead8 (Data32 + 0xC0F) & 0x07;
  SaNvs->IgdSciSmiMode                = 0;
  SaNvs->GfxTurboIMON                 = 31;
  SaNvs->EdpValid                     = 0;

  UpdateCpuNvs (CpuNvs);
  PlatformNvs->PpmFlags = CpuNvs->PpmFlags;
  SysCpuInfo = MpGetInfo ();
  if (SysCpuInfo != NULL) {
    PlatformNvs->ThreadCount  = (UINT8) SysCpuInfo->CpuCount;
  }

  UpdateSgxNvs (CpuNvs);
  SocUpdateAcpiGnvs ((VOID *)GnvsIn);
}
