

================================================================
== Vitis HLS Report for 'snn_top_hls'
================================================================
* Date:           Mon Dec  8 20:06:25 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.906 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-------------------+
        |                                                                      |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval  |      Pipeline     |
        |                               Instance                               |                          Module                          |   min   |   max   |    min    |    max    | min |  max |        Type       |
        +----------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-------------------+
        |grp_snn_top_hls_Pipeline_RESET_PRE_fu_994                             |snn_top_hls_Pipeline_RESET_PRE                            |       10|       10|   0.100 us|   0.100 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030  |snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER  |     1027|     1027|  10.270 us|  10.270 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042  |snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER  |     4099|     4099|  40.990 us|  40.990 us|    0|     0|  loop pipeline stp|
        |grp_process_pre_spike_fu_1062                                         |process_pre_spike                                         |      101|      101|   1.010 us|   1.010 us|  101|   101|                 no|
        |grp_process_post_spike_fu_1108                                        |process_post_spike                                        |      101|      101|   1.010 us|   1.010 us|  101|   101|                 no|
        |grp_apply_weight_updates_fu_1154                                      |apply_weight_updates                                      |        ?|        ?|          ?|          ?|    ?|     ?|                 no|
        |grp_apply_reward_signal_fu_1188                                       |apply_reward_signal                                       |        1|     4104|  10.000 ns|  41.040 us|    1|  4104|                 no|
        |grp_decay_eligibility_traces_fu_1218                                  |decay_eligibility_traces                                  |     8197|     8197|  81.970 us|  81.970 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231                     |snn_top_hls_Pipeline_VITIS_LOOP_529_1                     |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252                    |snn_top_hls_Pipeline_VITIS_LOOP_529_11                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274                    |snn_top_hls_Pipeline_VITIS_LOOP_529_12                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296                    |snn_top_hls_Pipeline_VITIS_LOOP_529_13                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318                    |snn_top_hls_Pipeline_VITIS_LOOP_529_14                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340                    |snn_top_hls_Pipeline_VITIS_LOOP_529_15                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362                    |snn_top_hls_Pipeline_VITIS_LOOP_529_16                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384                    |snn_top_hls_Pipeline_VITIS_LOOP_529_17                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406                    |snn_top_hls_Pipeline_VITIS_LOOP_529_18                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428                    |snn_top_hls_Pipeline_VITIS_LOOP_529_19                    |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450                   |snn_top_hls_Pipeline_VITIS_LOOP_529_110                   |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472                   |snn_top_hls_Pipeline_VITIS_LOOP_529_111                   |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494                   |snn_top_hls_Pipeline_VITIS_LOOP_529_112                   |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516                   |snn_top_hls_Pipeline_VITIS_LOOP_529_113                   |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538                   |snn_top_hls_Pipeline_VITIS_LOOP_529_114                   |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560                   |snn_top_hls_Pipeline_VITIS_LOOP_529_115                   |       19|       19|   0.190 us|   0.190 us|    0|     0|  loop pipeline stp|
        +----------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    264|    -|
|FIFO             |        4|    -|     155|     71|    -|
|Instance         |        0|   39|   57453|  52178|    -|
|Memory           |       28|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|   4131|    -|
|Register         |        -|    -|     576|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|   39|   58184|  56644|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   17|      54|    106|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                          Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_apply_reward_signal_fu_1188                                       |apply_reward_signal                                       |        0|   3|    995|    849|    0|
    |grp_apply_weight_updates_fu_1154                                      |apply_weight_updates                                      |        0|   3|    445|    574|    0|
    |ctrl_s_axi_U                                                          |ctrl_s_axi                                                |        0|   0|    428|    728|    0|
    |grp_decay_eligibility_traces_fu_1218                                  |decay_eligibility_traces                                  |        0|   1|    215|    288|    0|
    |grp_process_post_spike_fu_1108                                        |process_post_spike                                        |        0|  16|  27342|  23570|    0|
    |grp_process_pre_spike_fu_1062                                         |process_pre_spike                                         |        0|  16|  27343|  23570|    0|
    |grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042  |snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER  |        0|   0|     39|    144|    0|
    |grp_snn_top_hls_Pipeline_RESET_PRE_fu_994                             |snn_top_hls_Pipeline_RESET_PRE                            |        0|   0|      9|     41|    0|
    |grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030  |snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER  |        0|   0|     44|    192|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231                     |snn_top_hls_Pipeline_VITIS_LOOP_529_1                     |        0|   0|     34|    128|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252                    |snn_top_hls_Pipeline_VITIS_LOOP_529_11                    |        0|   0|     35|    130|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450                   |snn_top_hls_Pipeline_VITIS_LOOP_529_110                   |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472                   |snn_top_hls_Pipeline_VITIS_LOOP_529_111                   |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494                   |snn_top_hls_Pipeline_VITIS_LOOP_529_112                   |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516                   |snn_top_hls_Pipeline_VITIS_LOOP_529_113                   |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538                   |snn_top_hls_Pipeline_VITIS_LOOP_529_114                   |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560                   |snn_top_hls_Pipeline_VITIS_LOOP_529_115                   |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274                    |snn_top_hls_Pipeline_VITIS_LOOP_529_12                    |        0|   0|     36|    133|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296                    |snn_top_hls_Pipeline_VITIS_LOOP_529_13                    |        0|   0|     36|    133|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318                    |snn_top_hls_Pipeline_VITIS_LOOP_529_14                    |        0|   0|     37|    136|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340                    |snn_top_hls_Pipeline_VITIS_LOOP_529_15                    |        0|   0|     37|    136|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362                    |snn_top_hls_Pipeline_VITIS_LOOP_529_16                    |        0|   0|     37|    136|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384                    |snn_top_hls_Pipeline_VITIS_LOOP_529_17                    |        0|   0|     37|    136|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406                    |snn_top_hls_Pipeline_VITIS_LOOP_529_18                    |        0|   0|     38|    139|    0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428                    |snn_top_hls_Pipeline_VITIS_LOOP_529_19                    |        0|   0|     38|    139|    0|
    |sparsemux_17_3_8_1_1_U437                                             |sparsemux_17_3_8_1_1                                      |        0|   0|      0|     42|    0|
    +----------------------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                          |        0|  39|  57453|  52178|    0|
    +----------------------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |            Memory            |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL13weight_memory_0_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_1_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_2_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_3_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_4_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_5_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_6_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL13weight_memory_7_U       |p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |p_ZL15pre_spike_times_0_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_1_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_2_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_3_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_4_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_5_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_6_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL15pre_spike_times_7_U     |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_0_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_1_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_2_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_3_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_4_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_5_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_6_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL16post_spike_times_7_U    |p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|     8|   32|     1|          256|
    |p_ZL18eligibility_traces_0_U  |p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |p_ZL18eligibility_traces_1_U  |p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |p_ZL18eligibility_traces_2_U  |p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |p_ZL18eligibility_traces_3_U  |p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                         |                                             |       28|  0|   0|    0|  8320|  640|    28|       102400|
    +------------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |weight_update_fifo_fifo_U  |        4|  155|   0|    -|    64|   64|     4096|
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                      |        4|  155|   0|    0|    64|   64|     4096|
    +---------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln425_fu_1765_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln493_fu_1927_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln496_fu_1946_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln507_fu_1984_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln409_fu_1732_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln468_fu_1798_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |ap_block_state15                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done    |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done    |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done    |       and|   0|  0|   2|           1|           1|
    |ap_condition_439                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op213_call_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op230_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op236_call_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op256_write_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op260_call_state7     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op319_write_state15   |       and|   0|  0|   2|           1|           1|
    |m_axis_weights_TLAST_int_regslice  |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_697_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_550_p9            |       and|   0|  0|   2|           1|           0|
    |icmp_ln487_1_fu_1909_p2            |      icmp|   0|  0|  14|           6|           2|
    |icmp_ln487_fu_1904_p2              |      icmp|   0|  0|  14|           6|           2|
    |ap_block_state2_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |ap_block_state47                   |        or|   0|  0|   2|           1|           1|
    |or_ln357_fu_1720_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln389_fu_1736_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln506_fu_1990_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln389_fu_1741_p3            |    select|   0|  0|  32|           1|           1|
    |select_ln462_fu_1791_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln497_fu_1964_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln506_fu_1995_p3            |    select|   0|  0|  32|           1|          32|
    |xor_ln357_fu_1714_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 264|         120|          75|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  209|         48|    1|         48|
    |ap_phi_mux_read_col_new_0_phi_fu_987_p4        |   14|          3|    6|         18|
    |ap_phi_mux_spike_counter_flag_2_phi_fu_948_p6  |    9|          2|    1|          2|
    |ap_phi_mux_spike_counter_new_2_phi_fu_961_p6   |    9|          2|   32|         64|
    |leak_rate_out                                  |    9|          2|   16|         32|
    |m_axis_spikes_TDATA_blk_n                      |    9|          2|    1|          2|
    |m_axis_weights_TDATA_blk_n                     |    9|          2|    1|          2|
    |p_ZL13weight_memory_0_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_0_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_0_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_0_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_0_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_0_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_1_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_1_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_1_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_1_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_1_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_1_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_2_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_2_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_2_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_2_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_2_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_2_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_3_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_3_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_3_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_3_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_3_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_3_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_4_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_4_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_4_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_4_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_4_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_4_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_5_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_5_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_5_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_5_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_5_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_5_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_6_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_6_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_6_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_6_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_6_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_6_we1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_7_address0                 |   93|         19|    9|        171|
    |p_ZL13weight_memory_7_address1                 |   20|          4|    9|         36|
    |p_ZL13weight_memory_7_ce0                      |   93|         19|    1|         19|
    |p_ZL13weight_memory_7_ce1                      |   20|          4|    1|          4|
    |p_ZL13weight_memory_7_d1                       |   20|          4|    8|         32|
    |p_ZL13weight_memory_7_we1                      |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_0_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_0_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_0_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_0_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_1_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_1_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_1_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_1_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_2_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_2_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_2_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_2_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_3_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_3_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_3_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_3_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_4_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_4_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_4_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_4_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_5_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_5_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_5_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_5_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_6_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_6_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_6_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_6_we0                    |   14|          3|    1|          3|
    |p_ZL15pre_spike_times_7_address0               |   20|          4|    3|         12|
    |p_ZL15pre_spike_times_7_ce0                    |   20|          4|    1|          4|
    |p_ZL15pre_spike_times_7_d0                     |   14|          3|   32|         96|
    |p_ZL15pre_spike_times_7_we0                    |   14|          3|    1|          3|
    |p_ZL16post_spike_times_0_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_0_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_0_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_0_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_1_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_1_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_1_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_1_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_2_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_2_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_2_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_2_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_3_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_3_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_3_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_3_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_4_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_4_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_4_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_4_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_5_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_5_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_5_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_5_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_6_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_6_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_6_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_6_we0                   |   14|          3|    1|          3|
    |p_ZL16post_spike_times_7_address0              |   20|          4|    3|         12|
    |p_ZL16post_spike_times_7_ce0                   |   20|          4|    1|          4|
    |p_ZL16post_spike_times_7_d0                    |   14|          3|   32|         96|
    |p_ZL16post_spike_times_7_we0                   |   14|          3|    1|          3|
    |p_ZL18eligibility_traces_0_address0            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_0_address1            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_0_ce0                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_0_ce1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_0_d1                  |   20|          4|   16|         64|
    |p_ZL18eligibility_traces_0_we1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_1_address0            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_1_address1            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_1_ce0                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_1_ce1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_1_d1                  |   20|          4|   16|         64|
    |p_ZL18eligibility_traces_1_we1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_2_address0            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_2_address1            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_2_ce0                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_2_ce1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_2_d1                  |   20|          4|   16|         64|
    |p_ZL18eligibility_traces_2_we1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_3_address0            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_3_address1            |   20|          4|   10|         40|
    |p_ZL18eligibility_traces_3_ce0                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_3_ce1                 |   20|          4|    1|          4|
    |p_ZL18eligibility_traces_3_d1                  |   20|          4|   16|         64|
    |p_ZL18eligibility_traces_3_we1                 |   20|          4|    1|          4|
    |s_axis_spikes_TDATA_blk_n                      |    9|          2|    1|          2|
    |snn_enable                                     |    9|          2|    1|          2|
    |snn_reset                                      |    9|          2|    1|          2|
    |spike_counter_flag_2_reg_945                   |    9|          2|    1|          2|
    |spike_counter_loc_0_reg_885                    |    9|          2|   32|         64|
    |spike_counter_loc_2_reg_971                    |    9|          2|   32|         64|
    |spike_counter_new_2_reg_957                    |    9|          2|   32|         64|
    |spike_in_neuron_id                             |    9|          2|    8|         16|
    |spike_in_neuron_id_local_0_reg_913             |    9|          2|    8|         16|
    |spike_in_valid                                 |    9|          2|    1|          2|
    |spike_in_weight                                |    9|          2|    8|         16|
    |spike_in_weight_local_0_reg_929                |    9|          2|    8|         16|
    |spike_out_ready                                |    9|          2|    1|          2|
    |threshold_out                                  |    9|          2|   16|         32|
    |timestamp_loc_0_reg_873                        |    9|          2|   32|         64|
    |weight_update_fifo_din                         |    9|          2|   64|        128|
    |weight_update_fifo_read                        |    9|          2|    1|          2|
    |weight_update_fifo_write                       |   14|          3|    1|          3|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          | 4131|        850| 1286|       5257|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln409_reg_2330                                                                 |   1|   0|    1|          0|
    |and_ln468_reg_2376                                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                                          |  47|   0|   47|          0|
    |apply_reward_reg_2301                                                              |   1|   0|    1|          0|
    |clear_counters_reg_2286                                                            |   1|   0|    1|          0|
    |enable_reg_2273                                                                    |   1|   0|    1|          0|
    |grp_apply_reward_signal_fu_1188_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_apply_weight_updates_fu_1154_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_decay_eligibility_traces_fu_1218_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_process_post_spike_fu_1108_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_process_pre_spike_fu_1062_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg  |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg                             |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg  |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg                   |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg                   |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg                   |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg                   |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg                   |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg                   |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg                    |   1|   0|    1|          0|
    |grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg                     |   1|   0|    1|          0|
    |initialized                                                                        |   1|   0|    1|          0|
    |initialized_load_reg_2316                                                          |   1|   0|    1|          0|
    |leak_rate_out_preg                                                                 |  16|   0|   16|          0|
    |leak_rate_reg_2311                                                                 |  16|   0|   16|          0|
    |learning_enable_reg_2292                                                           |   1|   0|    1|          0|
    |learning_params_a_minus_reg_2229                                                   |  16|   0|   16|          0|
    |learning_params_a_plus_reg_2223                                                    |  16|   0|   16|          0|
    |learning_params_learning_rate_reg_2253                                             |  16|   0|   16|          0|
    |learning_params_rstdp_enable_reg_2259                                              |   1|   0|    1|          0|
    |learning_params_stdp_window_reg_2247                                               |  16|   0|   16|          0|
    |learning_params_tau_minus_cast_reg_2241                                            |   8|   0|    8|          0|
    |learning_params_tau_plus_cast_reg_2235                                             |   8|   0|    8|          0|
    |learning_params_trace_decay_reg_2267                                               |  16|   0|   16|          0|
    |or_ln357_reg_2326                                                                  |   1|   0|    1|          0|
    |pre_id_reg_2351                                                                    |   8|   0|    8|          0|
    |read_col                                                                           |   6|   0|    6|          0|
    |read_row                                                                           |   6|   0|    6|          0|
    |reset_reg_2281                                                                     |   1|   0|    1|          0|
    |reward_signal_read_reg_2121                                                        |   8|   0|    8|          0|
    |select_ln389_reg_2340                                                              |  32|   0|   32|          0|
    |select_ln462_reg_2371                                                              |   8|   0|    8|          0|
    |snn_busy_read_reg_2091                                                             |   1|   0|    1|          0|
    |snn_enable_preg                                                                    |   1|   0|    1|          0|
    |snn_ready_read_reg_2096                                                            |   1|   0|    1|          0|
    |snn_reset_preg                                                                     |   1|   0|    1|          0|
    |spike_counter                                                                      |  32|   0|   32|          0|
    |spike_counter_flag_2_reg_945                                                       |   1|   0|    1|          0|
    |spike_counter_loc_0_reg_885                                                        |  32|   0|   32|          0|
    |spike_counter_loc_2_reg_971                                                        |  32|   0|   32|          0|
    |spike_counter_new_2_reg_957                                                        |  32|   0|   32|          0|
    |spike_in_neuron_id_local_0_reg_913                                                 |   8|   0|    8|          0|
    |spike_in_neuron_id_preg                                                            |   8|   0|    8|          0|
    |spike_in_ready_read_reg_2116                                                       |   1|   0|    1|          0|
    |spike_in_valid_local_0_reg_896                                                     |   1|   0|    1|          0|
    |spike_in_valid_preg                                                                |   1|   0|    1|          0|
    |spike_in_weight_local_0_reg_929                                                    |   8|   0|    8|          0|
    |spike_in_weight_preg                                                               |   8|   0|    8|          0|
    |spike_out_neuron_id_read_reg_2106                                                  |   8|   0|    8|          0|
    |spike_out_ready_preg                                                               |   1|   0|    1|          0|
    |spike_out_valid_read_reg_2112                                                      |   1|   0|    1|          0|
    |spike_out_weight_read_reg_2101                                                     |   8|   0|    8|          0|
    |threshold_out_preg                                                                 |  16|   0|   16|          0|
    |threshold_reg_2306                                                                 |  16|   0|   16|          0|
    |timestamp                                                                          |  32|   0|   32|          0|
    |timestamp_flag_0_reg_859                                                           |   1|   0|    1|          0|
    |timestamp_loc_0_reg_873                                                            |  32|   0|   32|          0|
    |tmp_4_reg_2362                                                                     |   1|   0|    1|          0|
    |tmp_7_reg_2380                                                                     |   1|   0|    1|          0|
    |tmp_reg_2347                                                                       |   1|   0|    1|          0|
    |trunc_ln484_reg_2390                                                               |   3|   0|    3|          0|
    |weight_read_mode_reg_2297                                                          |   1|   0|    1|          0|
    |weight_reg_2357                                                                    |   8|   0|    8|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 576|   0|  576|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_ctrl_AWVALID     |   in|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_AWREADY     |  out|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_AWADDR      |   in|    7|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_WVALID      |   in|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_WREADY      |  out|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_WDATA       |   in|   32|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_WSTRB       |   in|    4|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_ARVALID     |   in|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_ARREADY     |  out|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_ARADDR      |   in|    7|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_RVALID      |  out|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_RREADY      |   in|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_RDATA       |  out|   32|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_RRESP       |  out|    2|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_BVALID      |  out|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_BREADY      |   in|    1|       s_axi|                     ctrl|        scalar|
|s_axi_ctrl_BRESP       |  out|    2|       s_axi|                     ctrl|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|              snn_top_hls|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|              snn_top_hls|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|              snn_top_hls|  return value|
|s_axis_spikes_TDATA    |   in|   32|        axis|   s_axis_spikes_V_data_V|       pointer|
|s_axis_spikes_TVALID   |   in|    1|        axis|   s_axis_spikes_V_dest_V|       pointer|
|s_axis_spikes_TREADY   |  out|    1|        axis|   s_axis_spikes_V_dest_V|       pointer|
|s_axis_spikes_TDEST    |   in|    1|        axis|   s_axis_spikes_V_dest_V|       pointer|
|s_axis_spikes_TKEEP    |   in|    4|        axis|   s_axis_spikes_V_keep_V|       pointer|
|s_axis_spikes_TSTRB    |   in|    4|        axis|   s_axis_spikes_V_strb_V|       pointer|
|s_axis_spikes_TUSER    |   in|    1|        axis|   s_axis_spikes_V_user_V|       pointer|
|s_axis_spikes_TLAST    |   in|    1|        axis|   s_axis_spikes_V_last_V|       pointer|
|s_axis_spikes_TID      |   in|    1|        axis|     s_axis_spikes_V_id_V|       pointer|
|m_axis_spikes_TDATA    |  out|   32|        axis|   m_axis_spikes_V_data_V|       pointer|
|m_axis_spikes_TVALID   |  out|    1|        axis|   m_axis_spikes_V_dest_V|       pointer|
|m_axis_spikes_TREADY   |   in|    1|        axis|   m_axis_spikes_V_dest_V|       pointer|
|m_axis_spikes_TDEST    |  out|    1|        axis|   m_axis_spikes_V_dest_V|       pointer|
|m_axis_spikes_TKEEP    |  out|    4|        axis|   m_axis_spikes_V_keep_V|       pointer|
|m_axis_spikes_TSTRB    |  out|    4|        axis|   m_axis_spikes_V_strb_V|       pointer|
|m_axis_spikes_TUSER    |  out|    1|        axis|   m_axis_spikes_V_user_V|       pointer|
|m_axis_spikes_TLAST    |  out|    1|        axis|   m_axis_spikes_V_last_V|       pointer|
|m_axis_spikes_TID      |  out|    1|        axis|     m_axis_spikes_V_id_V|       pointer|
|m_axis_weights_TDATA   |  out|   32|        axis|  m_axis_weights_V_data_V|       pointer|
|m_axis_weights_TVALID  |  out|    1|        axis|  m_axis_weights_V_dest_V|       pointer|
|m_axis_weights_TREADY  |   in|    1|        axis|  m_axis_weights_V_dest_V|       pointer|
|m_axis_weights_TDEST   |  out|    1|        axis|  m_axis_weights_V_dest_V|       pointer|
|m_axis_weights_TKEEP   |  out|    4|        axis|  m_axis_weights_V_keep_V|       pointer|
|m_axis_weights_TSTRB   |  out|    4|        axis|  m_axis_weights_V_strb_V|       pointer|
|m_axis_weights_TUSER   |  out|    1|        axis|  m_axis_weights_V_user_V|       pointer|
|m_axis_weights_TLAST   |  out|    1|        axis|  m_axis_weights_V_last_V|       pointer|
|m_axis_weights_TID     |  out|    1|        axis|    m_axis_weights_V_id_V|       pointer|
|spike_in_valid         |  out|    1|     ap_none|           spike_in_valid|       pointer|
|spike_in_neuron_id     |  out|    8|     ap_none|       spike_in_neuron_id|       pointer|
|spike_in_weight        |  out|    8|     ap_none|          spike_in_weight|       pointer|
|spike_in_ready         |   in|    1|     ap_none|           spike_in_ready|        scalar|
|spike_out_valid        |   in|    1|     ap_none|          spike_out_valid|        scalar|
|spike_out_neuron_id    |   in|    8|     ap_none|      spike_out_neuron_id|        scalar|
|spike_out_weight       |   in|    8|     ap_none|         spike_out_weight|        scalar|
|spike_out_ready        |  out|    1|     ap_none|          spike_out_ready|       pointer|
|snn_enable             |  out|    1|     ap_none|               snn_enable|       pointer|
|snn_reset              |  out|    1|     ap_none|                snn_reset|       pointer|
|threshold_out          |  out|   16|     ap_none|            threshold_out|       pointer|
|leak_rate_out          |  out|   16|     ap_none|            leak_rate_out|       pointer|
|snn_ready              |   in|    1|     ap_none|                snn_ready|        scalar|
|snn_busy               |   in|    1|     ap_none|                 snn_busy|        scalar|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 7 
7 --> 8 9 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%snn_busy_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_busy"   --->   Operation 48 'read' 'snn_busy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%snn_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_ready"   --->   Operation 49 'read' 'snn_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%spike_out_weight_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_weight"   --->   Operation 50 'read' 'spike_out_weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%spike_out_neuron_id_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_neuron_id"   --->   Operation 51 'read' 'spike_out_neuron_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%spike_out_valid_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_out_valid"   --->   Operation 52 'read' 'spike_out_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%spike_in_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_in_ready"   --->   Operation 53 'read' 'spike_in_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%reward_signal_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %reward_signal"   --->   Operation 54 'read' 'reward_signal_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%learning_params_read = read i144 @_ssdm_op_Read.s_axilite.i144, i144 %learning_params"   --->   Operation 55 'read' 'learning_params_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%config_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_reg"   --->   Operation 56 'read' 'config_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%ctrl_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ctrl_reg"   --->   Operation 57 'read' 'ctrl_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weight_sum_31_loc = alloca i64 1"   --->   Operation 58 'alloca' 'weight_sum_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weight_sum_28_loc = alloca i64 1"   --->   Operation 59 'alloca' 'weight_sum_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weight_sum_26_loc = alloca i64 1"   --->   Operation 60 'alloca' 'weight_sum_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weight_sum_24_loc = alloca i64 1"   --->   Operation 61 'alloca' 'weight_sum_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%weight_sum_22_loc = alloca i64 1"   --->   Operation 62 'alloca' 'weight_sum_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%weight_sum_20_loc = alloca i64 1"   --->   Operation 63 'alloca' 'weight_sum_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weight_sum_18_loc = alloca i64 1"   --->   Operation 64 'alloca' 'weight_sum_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weight_sum_16_loc = alloca i64 1"   --->   Operation 65 'alloca' 'weight_sum_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weight_sum_14_loc = alloca i64 1"   --->   Operation 66 'alloca' 'weight_sum_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weight_sum_12_loc = alloca i64 1"   --->   Operation 67 'alloca' 'weight_sum_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weight_sum_10_loc = alloca i64 1"   --->   Operation 68 'alloca' 'weight_sum_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weight_sum_8_loc = alloca i64 1"   --->   Operation 69 'alloca' 'weight_sum_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_sum_6_loc = alloca i64 1"   --->   Operation 70 'alloca' 'weight_sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_sum_4_loc = alloca i64 1"   --->   Operation 71 'alloca' 'weight_sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_sum_2_loc = alloca i64 1"   --->   Operation 72 'alloca' 'weight_sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_sum_loc = alloca i64 1"   --->   Operation 73 'alloca' 'weight_sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @weight_update_fifo_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i64 %weight_update_fifo, i64 %weight_update_fifo"   --->   Operation 74 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%spectopmodule_ln240 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [src/snn_top_hls.cpp:240]   --->   Operation 75 'spectopmodule' 'spectopmodule_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctrl_reg"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_23, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_reg"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_21, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i144 %learning_params"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %status_reg"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %spike_count_reg"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_sum_reg"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %version_reg"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_22, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_axis_spikes_V_data_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_keep_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_strb_V"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_user_V"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_last_V"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_id_V"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_dest_V"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_22, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_spikes_V_data_V"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_keep_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_strb_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_user_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_last_V"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_id_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_dest_V"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_22, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_weights_V_data_V"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_keep_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_strb_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_user_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_last_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_id_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_dest_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %reward_signal"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_valid"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_valid, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_neuron_id"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_neuron_id, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_weight"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_weight, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_ready"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_ready, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_valid"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_valid, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_neuron_id"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_neuron_id, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_weight"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_weight, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_ready"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_ready, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_enable"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_enable, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_reset"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_reset, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %threshold_out"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %threshold_out, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %leak_rate_out"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %leak_rate_out, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_ready"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_ready, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_busy"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_busy, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%learning_params_a_plus = trunc i144 %learning_params_read"   --->   Operation 154 'trunc' 'learning_params_a_plus' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%learning_params_a_minus = partselect i16 @_ssdm_op_PartSelect.i16.i144.i144, i144 %learning_params_read, i144 16"   --->   Operation 155 'partselect' 'learning_params_a_minus' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%learning_params_tau_plus_cast = partselect i8 @_ssdm_op_PartSelect.i8.i144.i32.i32, i144 %learning_params_read, i32 32, i32 39" [src/snn_top_hls.cpp:244]   --->   Operation 156 'partselect' 'learning_params_tau_plus_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%learning_params_tau_minus_cast = partselect i8 @_ssdm_op_PartSelect.i8.i144.i32.i32, i144 %learning_params_read, i32 48, i32 55" [src/snn_top_hls.cpp:244]   --->   Operation 157 'partselect' 'learning_params_tau_minus_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%learning_params_stdp_window = partselect i16 @_ssdm_op_PartSelect.i16.i144.i144, i144 %learning_params_read, i144 64"   --->   Operation 158 'partselect' 'learning_params_stdp_window' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%learning_params_learning_rate = partselect i16 @_ssdm_op_PartSelect.i16.i144.i144, i144 %learning_params_read, i144 80"   --->   Operation 159 'partselect' 'learning_params_learning_rate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%learning_params_rstdp_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i144.i144, i144 %learning_params_read, i144 96"   --->   Operation 160 'bitselect' 'learning_params_rstdp_enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%learning_params_trace_decay = partselect i16 @_ssdm_op_PartSelect.i16.i144.i144, i144 %learning_params_read, i144 112"   --->   Operation 161 'partselect' 'learning_params_trace_decay' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 162 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 163 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 164 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 165 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 166 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 167 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 168 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln322 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:322]   --->   Operation 169 'specmemcore' 'specmemcore_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 170 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 171 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 172 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 173 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 174 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 175 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 176 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln324 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:324]   --->   Operation 177 'specmemcore' 'specmemcore_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 178 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 179 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 180 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 181 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 182 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 183 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 184 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln325 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:325]   --->   Operation 185 'specmemcore' 'specmemcore_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln326 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:326]   --->   Operation 186 'specmemcore' 'specmemcore_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln326 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:326]   --->   Operation 187 'specmemcore' 'specmemcore_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln326 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:326]   --->   Operation 188 'specmemcore' 'specmemcore_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln326 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:326]   --->   Operation 189 'specmemcore' 'specmemcore_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%enable = trunc i32 %ctrl_reg_read" [src/snn_top_hls.cpp:344]   --->   Operation 190 'trunc' 'enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%reset = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 1" [src/snn_top_hls.cpp:345]   --->   Operation 191 'bitselect' 'reset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%clear_counters = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 2" [src/snn_top_hls.cpp:346]   --->   Operation 192 'bitselect' 'clear_counters' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%learning_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 3" [src/snn_top_hls.cpp:347]   --->   Operation 193 'bitselect' 'learning_enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%weight_read_mode = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 4" [src/snn_top_hls.cpp:348]   --->   Operation 194 'bitselect' 'weight_read_mode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%apply_reward = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 5" [src/snn_top_hls.cpp:349]   --->   Operation 195 'bitselect' 'apply_reward' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%threshold = trunc i32 %config_reg_read" [src/snn_top_hls.cpp:351]   --->   Operation 196 'trunc' 'threshold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%leak_rate = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %config_reg_read, i32 16" [src/snn_top_hls.cpp:352]   --->   Operation 197 'partselect' 'leak_rate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln357 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_2" [src/snn_top_hls.cpp:357]   --->   Operation 198 'specaxissidechannel' 'specaxissidechannel_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln357 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_18" [src/snn_top_hls.cpp:357]   --->   Operation 199 'specaxissidechannel' 'specaxissidechannel_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln357 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_9" [src/snn_top_hls.cpp:357]   --->   Operation 200 'specaxissidechannel' 'specaxissidechannel_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%initialized_load = load i1 %initialized" [src/snn_top_hls.cpp:357]   --->   Operation 201 'load' 'initialized_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%timestamp_load = load i32 %timestamp" [src/snn_top_hls.cpp:422]   --->   Operation 202 'load' 'timestamp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%spike_counter_load = load i32 %spike_counter" [src/snn_top_hls.cpp:425]   --->   Operation 203 'load' 'spike_counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln357)   --->   "%xor_ln357 = xor i1 %initialized_load, i1 1" [src/snn_top_hls.cpp:357]   --->   Operation 204 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln357 = or i1 %reset, i1 %xor_ln357" [src/snn_top_hls.cpp:357]   --->   Operation 205 'or' 'or_ln357' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln357 = br i1 %or_ln357, void %if.end81, void %for.inc.preheader" [src/snn_top_hls.cpp:357]   --->   Operation 206 'br' 'br_ln357' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_PRE, i32 %p_ZL15pre_spike_times_0, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL16post_spike_times_0, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_7"   --->   Operation 207 'call' 'call_ln0' <Predicate = (or_ln357)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3"   --->   Operation 208 'call' 'call_ln0' <Predicate = (or_ln357)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 209 [1/2] (3.17ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_PRE, i32 %p_ZL15pre_spike_times_0, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL16post_spike_times_0, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_7"   --->   Operation 209 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 210 [1/2] (3.31ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3"   --->   Operation 210 'call' 'call_ln0' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %initialized_load, void %for.inc75.preheader, void %if.end" [src/snn_top_hls.cpp:378]   --->   Operation 211 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 212 'call' 'call_ln0' <Predicate = (!initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 213 'call' 'call_ln0' <Predicate = (or_ln357 & !initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln385 = store i1 1, i1 %initialized" [src/snn_top_hls.cpp:385]   --->   Operation 214 'store' 'store_ln385' <Predicate = (or_ln357 & !initialized_load)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln386 = br void %if.end" [src/snn_top_hls.cpp:386]   --->   Operation 215 'br' 'br_ln386' <Predicate = (or_ln357 & !initialized_load)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln387 = br void %if.end81" [src/snn_top_hls.cpp:387]   --->   Operation 216 'br' 'br_ln387' <Predicate = (or_ln357)> <Delay = 1.58>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln397 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_enable, i1 %enable" [src/snn_top_hls.cpp:397]   --->   Operation 217 'write' 'write_ln397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln398 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_reset, i1 %reset" [src/snn_top_hls.cpp:398]   --->   Operation 218 'write' 'write_ln398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln399 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %threshold_out, i16 %threshold" [src/snn_top_hls.cpp:399]   --->   Operation 219 'write' 'write_ln399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln400 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %leak_rate_out, i16 %leak_rate" [src/snn_top_hls.cpp:400]   --->   Operation 220 'write' 'write_ln400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.97ns)   --->   "%and_ln409 = and i1 %enable, i1 %spike_in_ready_read" [src/snn_top_hls.cpp:409]   --->   Operation 221 'and' 'and_ln409' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%timestamp_flag_0 = phi i1 1, void %if.end, i1 0, void %entry"   --->   Operation 222 'phi' 'timestamp_flag_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%timestamp_loc_0 = phi i32 0, void %if.end, i32 %timestamp_load, void %entry" [src/snn_top_hls.cpp:422]   --->   Operation 223 'phi' 'timestamp_loc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln389)   --->   "%spike_counter_loc_0 = phi i32 0, void %if.end, i32 %spike_counter_load, void %entry" [src/snn_top_hls.cpp:425]   --->   Operation 224 'phi' 'spike_counter_loc_0' <Predicate = (!clear_counters)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.97ns)   --->   "%or_ln389 = or i1 %clear_counters, i1 %timestamp_flag_0" [src/snn_top_hls.cpp:389]   --->   Operation 225 'or' 'or_ln389' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln389 = select i1 %clear_counters, i32 0, i32 %spike_counter_loc_0" [src/snn_top_hls.cpp:389]   --->   Operation 226 'select' 'select_ln389' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (1.58ns)   --->   "%br_ln409 = br i1 %and_ln409, void %if.end102, void %land.lhs.true92" [src/snn_top_hls.cpp:409]   --->   Operation 227 'br' 'br_ln409' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 228 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:409]   --->   Operation 228 'nbreadreq' 'tmp' <Predicate = (and_ln409)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 229 [1/1] (1.58ns)   --->   "%br_ln409 = br i1 %tmp, void %if.end102, void %if.then94" [src/snn_top_hls.cpp:409]   --->   Operation 229 'br' 'br_ln409' <Predicate = (and_ln409)> <Delay = 1.58>
ST_4 : Operation 230 [1/1] ( I:0.51ns O:0.51ns )   --->   "%empty_50 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V" [src/snn_top_hls.cpp:410]   --->   Operation 230 'read' 'empty_50' <Predicate = (and_ln409 & tmp)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%in_pkt_data = extractvalue i44 %empty_50" [src/snn_top_hls.cpp:410]   --->   Operation 231 'extractvalue' 'in_pkt_data' <Predicate = (and_ln409 & tmp)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%pre_id = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:412]   --->   Operation 232 'trunc' 'pre_id' <Predicate = (and_ln409 & tmp)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%weight = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %in_pkt_data, i32 8" [src/snn_top_hls.cpp:413]   --->   Operation 233 'partselect' 'weight' <Predicate = (and_ln409 & tmp)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %learning_enable, void %if.end101, void %if.then99" [src/snn_top_hls.cpp:421]   --->   Operation 234 'br' 'br_ln421' <Predicate = (and_ln409 & tmp)> <Delay = 0.00>
ST_4 : Operation 235 [2/2] (4.90ns)   --->   "%call_ln422 = call void @process_pre_spike, i8 %pre_id, i32 %timestamp_loc_0, i16 %learning_params_a_plus, i16 %learning_params_a_minus, i8 %learning_params_tau_plus_cast, i8 %learning_params_tau_minus_cast, i16 %learning_params_stdp_window, i32 %p_ZL15pre_spike_times_0, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL16post_spike_times_7, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:422]   --->   Operation 235 'call' 'call_ln422' <Predicate = (and_ln409 & tmp & learning_enable)> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln422 = call void @process_pre_spike, i8 %pre_id, i32 %timestamp_loc_0, i16 %learning_params_a_plus, i16 %learning_params_a_minus, i8 %learning_params_tau_plus_cast, i8 %learning_params_tau_minus_cast, i16 %learning_params_stdp_window, i32 %p_ZL15pre_spike_times_0, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL16post_spike_times_7, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:422]   --->   Operation 236 'call' 'call_ln422' <Predicate = (and_ln409 & tmp & learning_enable)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln423 = br void %if.end101" [src/snn_top_hls.cpp:423]   --->   Operation 237 'br' 'br_ln423' <Predicate = (and_ln409 & tmp & learning_enable)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (2.55ns)   --->   "%add_ln425 = add i32 %select_ln389, i32 1" [src/snn_top_hls.cpp:425]   --->   Operation 238 'add' 'add_ln425' <Predicate = (and_ln409 & tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (1.58ns)   --->   "%br_ln426 = br void %if.end102" [src/snn_top_hls.cpp:426]   --->   Operation 239 'br' 'br_ln426' <Predicate = (and_ln409 & tmp)> <Delay = 1.58>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%spike_in_valid_local_0 = phi i1 1, void %if.end101, i1 0, void %land.lhs.true92, i1 0, void %if.end81"   --->   Operation 240 'phi' 'spike_in_valid_local_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%spike_in_neuron_id_local_0 = phi i8 %pre_id, void %if.end101, i8 0, void %land.lhs.true92, i8 0, void %if.end81"   --->   Operation 241 'phi' 'spike_in_neuron_id_local_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%spike_in_weight_local_0 = phi i8 %weight, void %if.end101, i8 0, void %land.lhs.true92, i8 0, void %if.end81"   --->   Operation 242 'phi' 'spike_in_weight_local_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%spike_counter_flag_2 = phi i1 1, void %if.end101, i1 %or_ln389, void %land.lhs.true92, i1 %or_ln389, void %if.end81" [src/snn_top_hls.cpp:389]   --->   Operation 243 'phi' 'spike_counter_flag_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%spike_counter_new_2 = phi i32 %add_ln425, void %if.end101, i32 0, void %land.lhs.true92, i32 0, void %if.end81" [src/snn_top_hls.cpp:425]   --->   Operation 244 'phi' 'spike_counter_new_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%spike_counter_loc_2 = phi i32 %add_ln425, void %if.end101, i32 %select_ln389, void %land.lhs.true92, i32 %select_ln389, void %if.end81" [src/snn_top_hls.cpp:425]   --->   Operation 245 'phi' 'spike_counter_loc_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_3 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:431]   --->   Operation 246 'nbwritereq' 'tmp_3' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln431 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_out_ready, i1 %tmp_3" [src/snn_top_hls.cpp:431]   --->   Operation 247 'write' 'write_ln431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %spike_counter_flag_2, void %if.end102.new, void %mergeST2" [src/snn_top_hls.cpp:389]   --->   Operation 248 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln359 = store i32 %spike_counter_new_2, i32 %spike_counter" [src/snn_top_hls.cpp:359]   --->   Operation 249 'store' 'store_ln359' <Predicate = (spike_counter_flag_2)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end102.new"   --->   Operation 250 'br' 'br_ln0' <Predicate = (spike_counter_flag_2)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %spike_out_valid_read, void %if.end133, void %land.lhs.true107" [src/snn_top_hls.cpp:433]   --->   Operation 251 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:433]   --->   Operation 252 'nbwritereq' 'tmp_4' <Predicate = (spike_out_valid_read)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %tmp_4, void %if.end133, void %if.then109" [src/snn_top_hls.cpp:433]   --->   Operation 253 'br' 'br_ln433' <Predicate = (spike_out_valid_read)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i32 %timestamp_loc_0" [src/snn_top_hls.cpp:442]   --->   Operation 254 'trunc' 'trunc_ln442' <Predicate = (spike_out_valid_read & tmp_4)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%out_pkt_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %trunc_ln442, i8 %spike_out_weight_read, i8 %spike_out_neuron_id_read" [src/snn_top_hls.cpp:442]   --->   Operation 255 'bitconcatenate' 'out_pkt_data' <Predicate = (spike_out_valid_read & tmp_4)> <Delay = 0.00>
ST_5 : Operation 256 [2/2] (1.29ns)   --->   "%write_ln449 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0" [src/snn_top_hls.cpp:449]   --->   Operation 256 'write' 'write_ln449' <Predicate = (spike_out_valid_read & tmp_4)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 4.90>
ST_6 : Operation 257 [1/2] ( I:1.29ns O:1.29ns )   --->   "%write_ln449 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0" [src/snn_top_hls.cpp:449]   --->   Operation 257 'write' 'write_ln449' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %learning_enable, void %if.end132, void %if.then129" [src/snn_top_hls.cpp:452]   --->   Operation 258 'br' 'br_ln452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [2/2] (4.90ns)   --->   "%call_ln453 = call void @process_post_spike, i8 %spike_out_neuron_id_read, i32 %timestamp_loc_0, i16 %learning_params_a_plus, i16 %learning_params_a_minus, i8 %learning_params_tau_plus_cast, i8 %learning_params_tau_minus_cast, i16 %learning_params_stdp_window, i32 %p_ZL16post_spike_times_0, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_7, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:453]   --->   Operation 259 'call' 'call_ln453' <Predicate = (learning_enable)> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 260 [1/2] (0.00ns)   --->   "%call_ln453 = call void @process_post_spike, i8 %spike_out_neuron_id_read, i32 %timestamp_loc_0, i16 %learning_params_a_plus, i16 %learning_params_a_minus, i8 %learning_params_tau_plus_cast, i8 %learning_params_tau_minus_cast, i16 %learning_params_stdp_window, i32 %p_ZL16post_spike_times_0, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_7, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:453]   --->   Operation 260 'call' 'call_ln453' <Predicate = (learning_enable & spike_out_valid_read & tmp_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln454 = br void %if.end132" [src/snn_top_hls.cpp:454]   --->   Operation 261 'br' 'br_ln454' <Predicate = (learning_enable & spike_out_valid_read & tmp_4)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln455 = br void %if.end133" [src/snn_top_hls.cpp:455]   --->   Operation 262 'br' 'br_ln455' <Predicate = (spike_out_valid_read & tmp_4)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %learning_enable, void %if.end136, void %if.then134" [src/snn_top_hls.cpp:460]   --->   Operation 263 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.83>
ST_8 : Operation 264 [1/1] (1.24ns)   --->   "%select_ln462 = select i1 %learning_params_rstdp_enable, i8 %reward_signal_read, i8 0" [src/snn_top_hls.cpp:462]   --->   Operation 264 'select' 'select_ln462' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 265 [2/2] (4.58ns)   --->   "%call_ln461 = call void @apply_weight_updates, i16 %learning_params_learning_rate, i1 %learning_params_rstdp_enable, i16 %learning_params_trace_decay, i8 %select_ln462, i64 %weight_update_fifo, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3" [src/snn_top_hls.cpp:461]   --->   Operation 265 'call' 'call_ln461' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 266 [1/2] (0.00ns)   --->   "%call_ln461 = call void @apply_weight_updates, i16 %learning_params_learning_rate, i1 %learning_params_rstdp_enable, i16 %learning_params_trace_decay, i8 %select_ln462, i64 %weight_update_fifo, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3" [src/snn_top_hls.cpp:461]   --->   Operation 266 'call' 'call_ln461' <Predicate = (learning_enable)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln463 = br void %if.end136" [src/snn_top_hls.cpp:463]   --->   Operation 267 'br' 'br_ln463' <Predicate = (learning_enable)> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.97ns)   --->   "%and_ln468 = and i1 %apply_reward, i1 %learning_params_rstdp_enable" [src/snn_top_hls.cpp:468]   --->   Operation 268 'and' 'and_ln468' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %and_ln468, void %if.end141, void %if.then139" [src/snn_top_hls.cpp:468]   --->   Operation 269 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.00>
ST_10 : Operation 270 [2/2] (3.00ns)   --->   "%call_ln469 = call void @apply_reward_signal, i8 %reward_signal_read, i16 %learning_params_learning_rate, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7" [src/snn_top_hls.cpp:469]   --->   Operation 270 'call' 'call_ln469' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 271 [1/2] (0.00ns)   --->   "%call_ln469 = call void @apply_reward_signal, i8 %reward_signal_read, i16 %learning_params_learning_rate, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7" [src/snn_top_hls.cpp:469]   --->   Operation 271 'call' 'call_ln469' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 272 [2/2] (0.00ns)   --->   "%call_ln470 = call void @decay_eligibility_traces, i16 %learning_params_trace_decay, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3" [src/snn_top_hls.cpp:470]   --->   Operation 272 'call' 'call_ln470' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln470 = call void @decay_eligibility_traces, i16 %learning_params_trace_decay, i16 %p_ZL18eligibility_traces_0, i16 %p_ZL18eligibility_traces_1, i16 %p_ZL18eligibility_traces_2, i16 %p_ZL18eligibility_traces_3" [src/snn_top_hls.cpp:470]   --->   Operation 273 'call' 'call_ln470' <Predicate = (and_ln468)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln471 = br void %if.end141" [src/snn_top_hls.cpp:471]   --->   Operation 274 'br' 'br_ln471' <Predicate = (and_ln468)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %weight_read_mode, void %if.end190, void %land.lhs.true142" [src/snn_top_hls.cpp:476]   --->   Operation 275 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_7 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 1" [src/snn_top_hls.cpp:476]   --->   Operation 276 'nbwritereq' 'tmp_7' <Predicate = (weight_read_mode)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %tmp_7, void %if.end190, void %init.end150" [src/snn_top_hls.cpp:476]   --->   Operation 277 'br' 'br_ln476' <Predicate = (weight_read_mode)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%read_row_load = load i6 %read_row" [src/snn_top_hls.cpp:482]   --->   Operation 278 'load' 'read_row_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%read_col_load = load i6 %read_col" [src/snn_top_hls.cpp:483]   --->   Operation 279 'load' 'read_col_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i6 %read_col_load" [src/snn_top_hls.cpp:484]   --->   Operation 280 'trunc' 'trunc_ln484' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %read_col_load, i32 3, i32 5" [src/snn_top_hls.cpp:484]   --->   Operation 281 'partselect' 'lshr_ln3' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %read_row_load, i3 %lshr_ln3" [src/snn_top_hls.cpp:484]   --->   Operation 282 'bitconcatenate' 'tmp_9' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln484_2 = zext i9 %tmp_9" [src/snn_top_hls.cpp:484]   --->   Operation 283 'zext' 'zext_ln484_2' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 284 'getelementptr' 'p_ZL13weight_memory_0_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 285 'getelementptr' 'p_ZL13weight_memory_1_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 286 'getelementptr' 'p_ZL13weight_memory_2_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 287 'getelementptr' 'p_ZL13weight_memory_3_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 288 'getelementptr' 'p_ZL13weight_memory_4_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 289 'getelementptr' 'p_ZL13weight_memory_5_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 290 'getelementptr' 'p_ZL13weight_memory_6_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln484_2" [src/snn_top_hls.cpp:484]   --->   Operation 291 'getelementptr' 'p_ZL13weight_memory_7_addr' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_13 : Operation 292 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:484]   --->   Operation 292 'load' 'p_ZL13weight_memory_0_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 293 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:484]   --->   Operation 293 'load' 'p_ZL13weight_memory_1_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 294 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:484]   --->   Operation 294 'load' 'p_ZL13weight_memory_2_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 295 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:484]   --->   Operation 295 'load' 'p_ZL13weight_memory_3_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 296 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:484]   --->   Operation 296 'load' 'p_ZL13weight_memory_4_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 297 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:484]   --->   Operation 297 'load' 'p_ZL13weight_memory_5_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 298 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:484]   --->   Operation 298 'load' 'p_ZL13weight_memory_6_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 299 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:484]   --->   Operation 299 'load' 'p_ZL13weight_memory_7_load' <Predicate = (weight_read_mode & tmp_7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 14 <SV = 13> <Delay = 6.84>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i6 %read_row_load" [src/snn_top_hls.cpp:483]   --->   Operation 300 'zext' 'zext_ln483' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i6 %read_col_load" [src/snn_top_hls.cpp:484]   --->   Operation 301 'zext' 'zext_ln484' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:484]   --->   Operation 302 'load' 'p_ZL13weight_memory_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 303 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:484]   --->   Operation 303 'load' 'p_ZL13weight_memory_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 304 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:484]   --->   Operation 304 'load' 'p_ZL13weight_memory_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 305 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:484]   --->   Operation 305 'load' 'p_ZL13weight_memory_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 306 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:484]   --->   Operation 306 'load' 'p_ZL13weight_memory_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 307 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:484]   --->   Operation 307 'load' 'p_ZL13weight_memory_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 308 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:484]   --->   Operation 308 'load' 'p_ZL13weight_memory_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 309 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:484]   --->   Operation 309 'load' 'p_ZL13weight_memory_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 310 [1/1] (2.30ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %trunc_ln484" [src/snn_top_hls.cpp:484]   --->   Operation 310 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%w_pkt_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %tmp_s, i8 %zext_ln484, i8 %zext_ln483" [src/snn_top_hls.cpp:484]   --->   Operation 311 'bitconcatenate' 'w_pkt_data' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln484_3 = zext i24 %w_pkt_data" [src/snn_top_hls.cpp:484]   --->   Operation 312 'zext' 'zext_ln484_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (1.82ns)   --->   "%icmp_ln487 = icmp_eq  i6 %read_row_load, i6 63" [src/snn_top_hls.cpp:487]   --->   Operation 313 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (1.82ns)   --->   "%icmp_ln487_1 = icmp_eq  i6 %read_col_load, i6 63" [src/snn_top_hls.cpp:487]   --->   Operation 314 'icmp' 'icmp_ln487_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.97ns)   --->   "%w_pkt_last = and i1 %icmp_ln487, i1 %icmp_ln487_1" [src/snn_top_hls.cpp:487]   --->   Operation 315 'and' 'w_pkt_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [2/2] (1.29ns)   --->   "%write_ln491 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln484_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0" [src/snn_top_hls.cpp:491]   --->   Operation 316 'write' 'write_ln491' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 15 <SV = 14> <Delay = 3.41>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln483_1 = zext i6 %read_row_load" [src/snn_top_hls.cpp:483]   --->   Operation 317 'zext' 'zext_ln483_1' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln484_1 = zext i6 %read_col_load" [src/snn_top_hls.cpp:484]   --->   Operation 318 'zext' 'zext_ln484_1' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 319 [1/2] ( I:1.29ns O:1.29ns )   --->   "%write_ln491 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln484_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0" [src/snn_top_hls.cpp:491]   --->   Operation 319 'write' 'write_ln491' <Predicate = (weight_read_mode & tmp_7)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 320 [1/1] (1.82ns)   --->   "%add_ln493 = add i7 %zext_ln484_1, i7 1" [src/snn_top_hls.cpp:493]   --->   Operation 320 'add' 'add_ln493' <Predicate = (weight_read_mode & tmp_7)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln494 = trunc i7 %add_ln493" [src/snn_top_hls.cpp:494]   --->   Operation 321 'trunc' 'trunc_ln494' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln493, i32 6" [src/snn_top_hls.cpp:494]   --->   Operation 322 'bitselect' 'tmp_11' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (1.58ns)   --->   "%br_ln494 = br i1 %tmp_11, void %mergeST3, void %if.then182" [src/snn_top_hls.cpp:494]   --->   Operation 323 'br' 'br_ln494' <Predicate = (weight_read_mode & tmp_7)> <Delay = 1.58>
ST_15 : Operation 324 [1/1] (1.82ns)   --->   "%add_ln496 = add i7 %zext_ln483_1, i7 1" [src/snn_top_hls.cpp:496]   --->   Operation 324 'add' 'add_ln496' <Predicate = (weight_read_mode & tmp_7 & tmp_11)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln497 = trunc i7 %add_ln496" [src/snn_top_hls.cpp:497]   --->   Operation 325 'trunc' 'trunc_ln497' <Predicate = (weight_read_mode & tmp_7 & tmp_11)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln496, i32 6" [src/snn_top_hls.cpp:497]   --->   Operation 326 'bitselect' 'tmp_12' <Predicate = (weight_read_mode & tmp_7 & tmp_11)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (1.18ns)   --->   "%select_ln497 = select i1 %tmp_12, i6 0, i6 %trunc_ln497" [src/snn_top_hls.cpp:497]   --->   Operation 327 'select' 'select_ln497' <Predicate = (weight_read_mode & tmp_7 & tmp_11)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln497 = store i6 %select_ln497, i6 %read_row" [src/snn_top_hls.cpp:497]   --->   Operation 328 'store' 'store_ln497' <Predicate = (weight_read_mode & tmp_7 & tmp_11)> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (1.58ns)   --->   "%br_ln500 = br void %mergeST3" [src/snn_top_hls.cpp:500]   --->   Operation 329 'br' 'br_ln500' <Predicate = (weight_read_mode & tmp_7 & tmp_11)> <Delay = 1.58>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%read_col_new_0 = phi i6 0, void %if.then182, i6 %trunc_ln494, void %init.end150" [src/snn_top_hls.cpp:494]   --->   Operation 330 'phi' 'read_col_new_0' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln493 = store i6 %read_col_new_0, i6 %read_col" [src/snn_top_hls.cpp:493]   --->   Operation 331 'store' 'store_ln493' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln501 = br void %if.end190" [src/snn_top_hls.cpp:501]   --->   Operation 332 'br' 'br_ln501' <Predicate = (weight_read_mode & tmp_7)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (2.55ns)   --->   "%add_ln507 = add i32 %timestamp_loc_0, i32 1" [src/snn_top_hls.cpp:507]   --->   Operation 333 'add' 'add_ln507' <Predicate = (enable)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.97ns)   --->   "%or_ln506 = or i1 %enable, i1 %timestamp_flag_0" [src/snn_top_hls.cpp:506]   --->   Operation 334 'or' 'or_ln506' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/1] (0.69ns)   --->   "%select_ln506 = select i1 %enable, i32 %add_ln507, i32 0" [src/snn_top_hls.cpp:506]   --->   Operation 335 'select' 'select_ln506' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 336 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:517]   --->   Operation 336 'nbreadreq' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%status = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %learning_params_rstdp_enable, i1 %tmp_1, i1 %learning_enable, i1 %snn_busy_read, i1 %snn_ready_read" [src/snn_top_hls.cpp:518]   --->   Operation 337 'bitconcatenate' 'status' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i5 %status" [src/snn_top_hls.cpp:519]   --->   Operation 338 'zext' 'zext_ln519' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (1.00ns)   --->   "%write_ln521 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %status_reg, i32 %zext_ln519" [src/snn_top_hls.cpp:521]   --->   Operation 339 'write' 'write_ln521' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 340 [1/1] (1.00ns)   --->   "%write_ln522 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %spike_count_reg, i32 %spike_counter_loc_2" [src/snn_top_hls.cpp:522]   --->   Operation 340 'write' 'write_ln522' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 341 [1/1] (1.00ns)   --->   "%write_ln523 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %version_reg, i32 539300357" [src/snn_top_hls.cpp:523]   --->   Operation 341 'write' 'write_ln523' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %or_ln506, void %if.end193.new, void %mergeST" [src/snn_top_hls.cpp:506]   --->   Operation 342 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln506, i32 %timestamp" [src/snn_top_hls.cpp:358]   --->   Operation 343 'store' 'store_ln358' <Predicate = (or_ln506)> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end193.new"   --->   Operation 344 'br' 'br_ln0' <Predicate = (or_ln506)> <Delay = 0.00>
ST_15 : Operation 345 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_1, i12 %weight_sum_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 345 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_in_valid, i1 %spike_in_valid_local_0"   --->   Operation 346 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%write_ln412 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_neuron_id, i8 %spike_in_neuron_id_local_0" [src/snn_top_hls.cpp:412]   --->   Operation 347 'write' 'write_ln412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln413 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_weight, i8 %spike_in_weight_local_0" [src/snn_top_hls.cpp:413]   --->   Operation 348 'write' 'write_ln413' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 349 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_1, i12 %weight_sum_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 349 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 1.58>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%weight_sum_loc_load = load i12 %weight_sum_loc"   --->   Operation 350 'load' 'weight_sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_11, i12 %weight_sum_loc_load, i13 %weight_sum_2_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 351 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_11, i12 %weight_sum_loc_load, i13 %weight_sum_2_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 352 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 1.58>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%weight_sum_2_loc_load = load i13 %weight_sum_2_loc"   --->   Operation 353 'load' 'weight_sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_12, i13 %weight_sum_2_loc_load, i14 %weight_sum_4_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 354 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 355 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_12, i13 %weight_sum_2_loc_load, i14 %weight_sum_4_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 355 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%weight_sum_4_loc_load = load i14 %weight_sum_4_loc"   --->   Operation 356 'load' 'weight_sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_13, i14 %weight_sum_4_loc_load, i14 %weight_sum_6_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 357 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 358 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_13, i14 %weight_sum_4_loc_load, i14 %weight_sum_6_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 358 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%weight_sum_6_loc_load = load i14 %weight_sum_6_loc"   --->   Operation 359 'load' 'weight_sum_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_14, i14 %weight_sum_6_loc_load, i15 %weight_sum_8_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 360 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 361 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_14, i14 %weight_sum_6_loc_load, i15 %weight_sum_8_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 361 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 1.58>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%weight_sum_8_loc_load = load i15 %weight_sum_8_loc"   --->   Operation 362 'load' 'weight_sum_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_15, i15 %weight_sum_8_loc_load, i15 %weight_sum_10_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 363 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_15, i15 %weight_sum_8_loc_load, i15 %weight_sum_10_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 364 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%weight_sum_10_loc_load = load i15 %weight_sum_10_loc"   --->   Operation 365 'load' 'weight_sum_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 366 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_16, i15 %weight_sum_10_loc_load, i15 %weight_sum_12_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 366 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 367 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_16, i15 %weight_sum_10_loc_load, i15 %weight_sum_12_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 367 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 1.58>
ST_29 : Operation 368 [1/1] (0.00ns)   --->   "%weight_sum_12_loc_load = load i15 %weight_sum_12_loc"   --->   Operation 368 'load' 'weight_sum_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 369 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_17, i15 %weight_sum_12_loc_load, i15 %weight_sum_14_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 369 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 370 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_17, i15 %weight_sum_12_loc_load, i15 %weight_sum_14_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 370 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 1.58>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%weight_sum_14_loc_load = load i15 %weight_sum_14_loc"   --->   Operation 371 'load' 'weight_sum_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_18, i15 %weight_sum_14_loc_load, i16 %weight_sum_16_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 372 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 373 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_18, i15 %weight_sum_14_loc_load, i16 %weight_sum_16_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 373 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 1.58>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%weight_sum_16_loc_load = load i16 %weight_sum_16_loc"   --->   Operation 374 'load' 'weight_sum_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 375 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_19, i16 %weight_sum_16_loc_load, i16 %weight_sum_18_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 375 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 376 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_19, i16 %weight_sum_16_loc_load, i16 %weight_sum_18_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 376 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 1.58>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%weight_sum_18_loc_load = load i16 %weight_sum_18_loc"   --->   Operation 377 'load' 'weight_sum_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 378 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_110, i16 %weight_sum_18_loc_load, i16 %weight_sum_20_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 378 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 379 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_110, i16 %weight_sum_18_loc_load, i16 %weight_sum_20_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 379 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 1.58>
ST_37 : Operation 380 [1/1] (0.00ns)   --->   "%weight_sum_20_loc_load = load i16 %weight_sum_20_loc"   --->   Operation 380 'load' 'weight_sum_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 381 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_111, i16 %weight_sum_20_loc_load, i16 %weight_sum_22_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 381 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 382 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_111, i16 %weight_sum_20_loc_load, i16 %weight_sum_22_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 382 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 1.58>
ST_39 : Operation 383 [1/1] (0.00ns)   --->   "%weight_sum_22_loc_load = load i16 %weight_sum_22_loc"   --->   Operation 383 'load' 'weight_sum_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 384 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_112, i16 %weight_sum_22_loc_load, i16 %weight_sum_24_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 384 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 385 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_112, i16 %weight_sum_22_loc_load, i16 %weight_sum_24_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 385 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 1.58>
ST_41 : Operation 386 [1/1] (0.00ns)   --->   "%weight_sum_24_loc_load = load i16 %weight_sum_24_loc"   --->   Operation 386 'load' 'weight_sum_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 387 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_113, i16 %weight_sum_24_loc_load, i16 %weight_sum_26_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 387 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 388 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_113, i16 %weight_sum_24_loc_load, i16 %weight_sum_26_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 388 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 1.58>
ST_43 : Operation 389 [1/1] (0.00ns)   --->   "%weight_sum_26_loc_load = load i16 %weight_sum_26_loc"   --->   Operation 389 'load' 'weight_sum_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 390 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_114, i16 %weight_sum_26_loc_load, i16 %weight_sum_28_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 390 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 391 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_114, i16 %weight_sum_26_loc_load, i16 %weight_sum_28_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 391 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 1.58>
ST_45 : Operation 392 [1/1] (0.00ns)   --->   "%weight_sum_28_loc_load = load i16 %weight_sum_28_loc"   --->   Operation 392 'load' 'weight_sum_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 393 [2/2] (1.58ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_115, i16 %weight_sum_28_loc_load, i16 %weight_sum_31_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 393 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 394 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_VITIS_LOOP_529_115, i16 %weight_sum_28_loc_load, i16 %weight_sum_31_loc, i8 %p_ZL13weight_memory_0, i8 %p_ZL13weight_memory_1, i8 %p_ZL13weight_memory_2, i8 %p_ZL13weight_memory_3, i8 %p_ZL13weight_memory_4, i8 %p_ZL13weight_memory_5, i8 %p_ZL13weight_memory_6, i8 %p_ZL13weight_memory_7"   --->   Operation 394 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 1.00>
ST_47 : Operation 395 [1/1] (0.00ns)   --->   "%weight_sum_31_loc_load = load i16 %weight_sum_31_loc"   --->   Operation 395 'load' 'weight_sum_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln529 = sext i16 %weight_sum_31_loc_load" [src/snn_top_hls.cpp:529]   --->   Operation 396 'sext' 'sext_ln529' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 397 [1/1] (1.00ns)   --->   "%write_ln533 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %weight_sum_reg, i32 %sext_ln529" [src/snn_top_hls.cpp:533]   --->   Operation 397 'write' 'write_ln533' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_47 : Operation 398 [1/1] (0.00ns)   --->   "%ret_ln534 = ret" [src/snn_top_hls.cpp:534]   --->   Operation 398 'ret' 'ret_ln534' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctrl_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ learning_params]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ status_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ spike_count_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_sum_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ version_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_axis_spikes_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_spikes_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_spikes_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_weights_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ reward_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_neuron_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_in_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_neuron_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spike_out_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leak_rate_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ snn_busy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initialized]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ timestamp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ spike_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZL15pre_spike_times_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ weight_update_fifo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ read_row]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ read_col]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
snn_busy_read                  (read               ) [ 001111111111111100000000000000000000000000000000]
snn_ready_read                 (read               ) [ 001111111111111100000000000000000000000000000000]
spike_out_weight_read          (read               ) [ 001111000000000000000000000000000000000000000000]
spike_out_neuron_id_read       (read               ) [ 001111110000000000000000000000000000000000000000]
spike_out_valid_read           (read               ) [ 001111110000000000000000000000000000000000000000]
spike_in_ready_read            (read               ) [ 001100000000000000000000000000000000000000000000]
reward_signal_read             (read               ) [ 001111111111000000000000000000000000000000000000]
learning_params_read           (read               ) [ 000000000000000000000000000000000000000000000000]
config_reg_read                (read               ) [ 000000000000000000000000000000000000000000000000]
ctrl_reg_read                  (read               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_31_loc              (alloca             ) [ 001111111111111111111111111111111111111111111111]
weight_sum_28_loc              (alloca             ) [ 001111111111111111111111111111111111111111111100]
weight_sum_26_loc              (alloca             ) [ 001111111111111111111111111111111111111111110000]
weight_sum_24_loc              (alloca             ) [ 001111111111111111111111111111111111111111000000]
weight_sum_22_loc              (alloca             ) [ 001111111111111111111111111111111111111100000000]
weight_sum_20_loc              (alloca             ) [ 001111111111111111111111111111111111110000000000]
weight_sum_18_loc              (alloca             ) [ 001111111111111111111111111111111111000000000000]
weight_sum_16_loc              (alloca             ) [ 001111111111111111111111111111111100000000000000]
weight_sum_14_loc              (alloca             ) [ 001111111111111111111111111111110000000000000000]
weight_sum_12_loc              (alloca             ) [ 001111111111111111111111111111000000000000000000]
weight_sum_10_loc              (alloca             ) [ 001111111111111111111111111100000000000000000000]
weight_sum_8_loc               (alloca             ) [ 001111111111111111111111110000000000000000000000]
weight_sum_6_loc               (alloca             ) [ 001111111111111111111111000000000000000000000000]
weight_sum_4_loc               (alloca             ) [ 001111111111111111111100000000000000000000000000]
weight_sum_2_loc               (alloca             ) [ 001111111111111111110000000000000000000000000000]
weight_sum_loc                 (alloca             ) [ 001111111111111111000000000000000000000000000000]
empty                          (specchannel        ) [ 000000000000000000000000000000000000000000000000]
spectopmodule_ln240            (spectopmodule      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap        ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface      ) [ 000000000000000000000000000000000000000000000000]
learning_params_a_plus         (trunc              ) [ 001111110000000000000000000000000000000000000000]
learning_params_a_minus        (partselect         ) [ 001111110000000000000000000000000000000000000000]
learning_params_tau_plus_cast  (partselect         ) [ 001111110000000000000000000000000000000000000000]
learning_params_tau_minus_cast (partselect         ) [ 001111110000000000000000000000000000000000000000]
learning_params_stdp_window    (partselect         ) [ 001111110000000000000000000000000000000000000000]
learning_params_learning_rate  (partselect         ) [ 001111111111000000000000000000000000000000000000]
learning_params_rstdp_enable   (bitselect          ) [ 001111111111111100000000000000000000000000000000]
learning_params_trace_decay    (partselect         ) [ 001111111111110000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln322              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln324              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln325              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln326              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln326              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln326              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln326              (specmemcore        ) [ 000000000000000000000000000000000000000000000000]
enable                         (trunc              ) [ 001111111111111100000000000000000000000000000000]
reset                          (bitselect          ) [ 001100000000000000000000000000000000000000000000]
clear_counters                 (bitselect          ) [ 001110000000000000000000000000000000000000000000]
learning_enable                (bitselect          ) [ 001111111111111100000000000000000000000000000000]
weight_read_mode               (bitselect          ) [ 001111111111111100000000000000000000000000000000]
apply_reward                   (bitselect          ) [ 001111111100000000000000000000000000000000000000]
threshold                      (trunc              ) [ 001100000000000000000000000000000000000000000000]
leak_rate                      (partselect         ) [ 001100000000000000000000000000000000000000000000]
specaxissidechannel_ln357      (specaxissidechannel) [ 000000000000000000000000000000000000000000000000]
specaxissidechannel_ln357      (specaxissidechannel) [ 000000000000000000000000000000000000000000000000]
specaxissidechannel_ln357      (specaxissidechannel) [ 000000000000000000000000000000000000000000000000]
initialized_load               (load               ) [ 001100000000000000000000000000000000000000000000]
timestamp_load                 (load               ) [ 011110000000000000000000000000000000000000000000]
spike_counter_load             (load               ) [ 011110000000000000000000000000000000000000000000]
xor_ln357                      (xor                ) [ 000000000000000000000000000000000000000000000000]
or_ln357                       (or                 ) [ 011100000000000000000000000000000000000000000000]
br_ln357                       (br                 ) [ 011110000000000000000000000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
br_ln378                       (br                 ) [ 000000000000000000000000000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
store_ln385                    (store              ) [ 000000000000000000000000000000000000000000000000]
br_ln386                       (br                 ) [ 000000000000000000000000000000000000000000000000]
br_ln387                       (br                 ) [ 010110000000000000000000000000000000000000000000]
write_ln397                    (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln398                    (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln399                    (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln400                    (write              ) [ 000000000000000000000000000000000000000000000000]
and_ln409                      (and                ) [ 000011000000000000000000000000000000000000000000]
timestamp_flag_0               (phi                ) [ 000011111111111100000000000000000000000000000000]
timestamp_loc_0                (phi                ) [ 000011111111111100000000000000000000000000000000]
spike_counter_loc_0            (phi                ) [ 000010000000000000000000000000000000000000000000]
or_ln389                       (or                 ) [ 000011000000000000000000000000000000000000000000]
select_ln389                   (select             ) [ 000011000000000000000000000000000000000000000000]
br_ln409                       (br                 ) [ 000011000000000000000000000000000000000000000000]
tmp                            (nbreadreq          ) [ 000011000000000000000000000000000000000000000000]
br_ln409                       (br                 ) [ 000011000000000000000000000000000000000000000000]
empty_50                       (read               ) [ 000000000000000000000000000000000000000000000000]
in_pkt_data                    (extractvalue       ) [ 000000000000000000000000000000000000000000000000]
pre_id                         (trunc              ) [ 000011000000000000000000000000000000000000000000]
weight                         (partselect         ) [ 000011000000000000000000000000000000000000000000]
br_ln421                       (br                 ) [ 000000000000000000000000000000000000000000000000]
call_ln422                     (call               ) [ 000000000000000000000000000000000000000000000000]
br_ln423                       (br                 ) [ 000000000000000000000000000000000000000000000000]
add_ln425                      (add                ) [ 000000000000000000000000000000000000000000000000]
br_ln426                       (br                 ) [ 000000000000000000000000000000000000000000000000]
spike_in_valid_local_0         (phi                ) [ 000001111111111100000000000000000000000000000000]
spike_in_neuron_id_local_0     (phi                ) [ 000001111111111100000000000000000000000000000000]
spike_in_weight_local_0        (phi                ) [ 000001111111111100000000000000000000000000000000]
spike_counter_flag_2           (phi                ) [ 000001000000000000000000000000000000000000000000]
spike_counter_new_2            (phi                ) [ 000001000000000000000000000000000000000000000000]
spike_counter_loc_2            (phi                ) [ 000001111111111100000000000000000000000000000000]
tmp_3                          (nbwritereq         ) [ 000000000000000000000000000000000000000000000000]
write_ln431                    (write              ) [ 000000000000000000000000000000000000000000000000]
br_ln389                       (br                 ) [ 000000000000000000000000000000000000000000000000]
store_ln359                    (store              ) [ 000000000000000000000000000000000000000000000000]
br_ln0                         (br                 ) [ 000000000000000000000000000000000000000000000000]
br_ln433                       (br                 ) [ 000000000000000000000000000000000000000000000000]
tmp_4                          (nbwritereq         ) [ 000001110000000000000000000000000000000000000000]
br_ln433                       (br                 ) [ 000000000000000000000000000000000000000000000000]
trunc_ln442                    (trunc              ) [ 000000000000000000000000000000000000000000000000]
out_pkt_data                   (bitconcatenate     ) [ 000000100000000000000000000000000000000000000000]
write_ln449                    (write              ) [ 000000000000000000000000000000000000000000000000]
br_ln452                       (br                 ) [ 000000000000000000000000000000000000000000000000]
call_ln453                     (call               ) [ 000000000000000000000000000000000000000000000000]
br_ln454                       (br                 ) [ 000000000000000000000000000000000000000000000000]
br_ln455                       (br                 ) [ 000000000000000000000000000000000000000000000000]
br_ln460                       (br                 ) [ 000000000000000000000000000000000000000000000000]
select_ln462                   (select             ) [ 000000000100000000000000000000000000000000000000]
call_ln461                     (call               ) [ 000000000000000000000000000000000000000000000000]
br_ln463                       (br                 ) [ 000000000000000000000000000000000000000000000000]
and_ln468                      (and                ) [ 000000000111110000000000000000000000000000000000]
br_ln468                       (br                 ) [ 000000000000000000000000000000000000000000000000]
call_ln469                     (call               ) [ 000000000000000000000000000000000000000000000000]
call_ln470                     (call               ) [ 000000000000000000000000000000000000000000000000]
br_ln471                       (br                 ) [ 000000000000000000000000000000000000000000000000]
br_ln476                       (br                 ) [ 000000000000000000000000000000000000000000000000]
tmp_7                          (nbwritereq         ) [ 000000000000011100000000000000000000000000000000]
br_ln476                       (br                 ) [ 000000000000000000000000000000000000000000000000]
read_row_load                  (load               ) [ 000000000000001100000000000000000000000000000000]
read_col_load                  (load               ) [ 000000000000001100000000000000000000000000000000]
trunc_ln484                    (trunc              ) [ 000000000000001000000000000000000000000000000000]
lshr_ln3                       (partselect         ) [ 000000000000000000000000000000000000000000000000]
tmp_9                          (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000]
zext_ln484_2                   (zext               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_0_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_1_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_2_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_3_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_4_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_5_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_6_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
p_ZL13weight_memory_7_addr     (getelementptr      ) [ 000000000000001000000000000000000000000000000000]
zext_ln483                     (zext               ) [ 000000000000000000000000000000000000000000000000]
zext_ln484                     (zext               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_0_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_1_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_2_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_3_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_4_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_5_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_6_load     (load               ) [ 000000000000000000000000000000000000000000000000]
p_ZL13weight_memory_7_load     (load               ) [ 000000000000000000000000000000000000000000000000]
tmp_s                          (sparsemux          ) [ 000000000000000000000000000000000000000000000000]
w_pkt_data                     (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000]
zext_ln484_3                   (zext               ) [ 000000000000000100000000000000000000000000000000]
icmp_ln487                     (icmp               ) [ 000000000000000000000000000000000000000000000000]
icmp_ln487_1                   (icmp               ) [ 000000000000000000000000000000000000000000000000]
w_pkt_last                     (and                ) [ 000000000000000100000000000000000000000000000000]
zext_ln483_1                   (zext               ) [ 000000000000000000000000000000000000000000000000]
zext_ln484_1                   (zext               ) [ 000000000000000000000000000000000000000000000000]
write_ln491                    (write              ) [ 000000000000000000000000000000000000000000000000]
add_ln493                      (add                ) [ 000000000000000000000000000000000000000000000000]
trunc_ln494                    (trunc              ) [ 000000000000000000000000000000000000000000000000]
tmp_11                         (bitselect          ) [ 000000000000000100000000000000000000000000000000]
br_ln494                       (br                 ) [ 000000000000000000000000000000000000000000000000]
add_ln496                      (add                ) [ 000000000000000000000000000000000000000000000000]
trunc_ln497                    (trunc              ) [ 000000000000000000000000000000000000000000000000]
tmp_12                         (bitselect          ) [ 000000000000000000000000000000000000000000000000]
select_ln497                   (select             ) [ 000000000000000000000000000000000000000000000000]
store_ln497                    (store              ) [ 000000000000000000000000000000000000000000000000]
br_ln500                       (br                 ) [ 000000000000000000000000000000000000000000000000]
read_col_new_0                 (phi                ) [ 000000000000000000000000000000000000000000000000]
store_ln493                    (store              ) [ 000000000000000000000000000000000000000000000000]
br_ln501                       (br                 ) [ 000000000000000000000000000000000000000000000000]
add_ln507                      (add                ) [ 000000000000000000000000000000000000000000000000]
or_ln506                       (or                 ) [ 000000000000000100000000000000000000000000000000]
select_ln506                   (select             ) [ 000000000000000000000000000000000000000000000000]
tmp_1                          (nbreadreq          ) [ 000000000000000000000000000000000000000000000000]
status                         (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000]
zext_ln519                     (zext               ) [ 000000000000000000000000000000000000000000000000]
write_ln521                    (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln522                    (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln523                    (write              ) [ 000000000000000000000000000000000000000000000000]
br_ln506                       (br                 ) [ 000000000000000000000000000000000000000000000000]
store_ln358                    (store              ) [ 000000000000000000000000000000000000000000000000]
br_ln0                         (br                 ) [ 000000000000000000000000000000000000000000000000]
write_ln0                      (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln412                    (write              ) [ 000000000000000000000000000000000000000000000000]
write_ln413                    (write              ) [ 000000000000000000000000000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_loc_load            (load               ) [ 000000000000000000100000000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_2_loc_load          (load               ) [ 000000000000000000001000000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_4_loc_load          (load               ) [ 000000000000000000000010000000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_6_loc_load          (load               ) [ 000000000000000000000000100000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_8_loc_load          (load               ) [ 000000000000000000000000001000000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_10_loc_load         (load               ) [ 000000000000000000000000000010000000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_12_loc_load         (load               ) [ 000000000000000000000000000000100000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_14_loc_load         (load               ) [ 000000000000000000000000000000001000000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_16_loc_load         (load               ) [ 000000000000000000000000000000000010000000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_18_loc_load         (load               ) [ 000000000000000000000000000000000000100000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_20_loc_load         (load               ) [ 000000000000000000000000000000000000001000000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_22_loc_load         (load               ) [ 000000000000000000000000000000000000000010000000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_24_loc_load         (load               ) [ 000000000000000000000000000000000000000000100000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_26_loc_load         (load               ) [ 000000000000000000000000000000000000000000001000]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_28_loc_load         (load               ) [ 000000000000000000000000000000000000000000000010]
call_ln0                       (call               ) [ 000000000000000000000000000000000000000000000000]
weight_sum_31_loc_load         (load               ) [ 000000000000000000000000000000000000000000000000]
sext_ln529                     (sext               ) [ 000000000000000000000000000000000000000000000000]
write_ln533                    (write              ) [ 000000000000000000000000000000000000000000000000]
ret_ln534                      (ret                ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctrl_reg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="config_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_reg"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="learning_params">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="learning_params"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="spike_count_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_count_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_sum_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_sum_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="version_reg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="version_reg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_spikes_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_spikes_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_spikes_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_spikes_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_spikes_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_spikes_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_spikes_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_spikes_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_spikes_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_axis_spikes_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m_axis_spikes_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m_axis_spikes_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="m_axis_spikes_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="m_axis_spikes_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="m_axis_spikes_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_spikes_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="m_axis_weights_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="m_axis_weights_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="m_axis_weights_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="m_axis_weights_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="m_axis_weights_V_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="m_axis_weights_V_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="m_axis_weights_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_weights_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="reward_signal">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reward_signal"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="spike_in_valid">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_valid"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="spike_in_neuron_id">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_neuron_id"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="spike_in_weight">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_weight"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="spike_in_ready">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_in_ready"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="spike_out_valid">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_valid"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="spike_out_neuron_id">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_neuron_id"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="spike_out_weight">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_weight"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="spike_out_ready">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_out_ready"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="snn_enable">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_enable"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="snn_reset">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_reset"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="threshold_out">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_out"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="leak_rate_out">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leak_rate_out"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="snn_ready">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_ready"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="snn_busy">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_busy"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="initialized">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initialized"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="timestamp">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="spike_counter">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spike_counter"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZL15pre_spike_times_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZL15pre_spike_times_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZL15pre_spike_times_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZL15pre_spike_times_3">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZL15pre_spike_times_4">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZL15pre_spike_times_5">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZL15pre_spike_times_6">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZL15pre_spike_times_7">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZL16post_spike_times_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZL16post_spike_times_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZL16post_spike_times_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZL16post_spike_times_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZL16post_spike_times_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZL16post_spike_times_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZL16post_spike_times_6">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZL16post_spike_times_7">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZL18eligibility_traces_0">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZL18eligibility_traces_1">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZL18eligibility_traces_2">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZL18eligibility_traces_3">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZL13weight_memory_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZL13weight_memory_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZL13weight_memory_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZL13weight_memory_3">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZL13weight_memory_4">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZL13weight_memory_5">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZL13weight_memory_6">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZL13weight_memory_7">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="weight_update_fifo">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_update_fifo"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="read_row">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_row"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="read_col">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_col"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i144"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_update_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i144.i144"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i144.i144"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_RESET_PRE"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_pre_spike"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_post_spike"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_weight_updates"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_reward_signal"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decay_eligibility_traces"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_1"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_11"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_12"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_13"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_14"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_15"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_16"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_17"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_18"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_19"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_110"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_111"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_112"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_113"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_114"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_top_hls_Pipeline_VITIS_LOOP_529_115"/></StgValue>
</bind>
</comp>

<comp id="398" class="1004" name="weight_sum_31_loc_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="44"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_31_loc/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="weight_sum_28_loc_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="42"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_28_loc/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="weight_sum_26_loc_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="40"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_26_loc/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="weight_sum_24_loc_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="38"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_24_loc/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="weight_sum_22_loc_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_22_loc/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="weight_sum_20_loc_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="34"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_20_loc/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="weight_sum_18_loc_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="32"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_18_loc/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="weight_sum_16_loc_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_16_loc/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="weight_sum_14_loc_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="15" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_14_loc/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="weight_sum_12_loc_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="15" slack="26"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_12_loc/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="weight_sum_10_loc_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="15" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_10_loc/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="weight_sum_8_loc_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="15" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_8_loc/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="weight_sum_6_loc_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="14" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_6_loc/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="weight_sum_4_loc_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="14" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_4_loc/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="weight_sum_2_loc_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="13" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_2_loc/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="weight_sum_loc_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="12" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum_loc/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="snn_busy_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="snn_busy_read/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="snn_ready_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="snn_ready_read/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="spike_out_weight_read_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_out_weight_read/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="spike_out_neuron_id_read_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_out_neuron_id_read/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="spike_out_valid_read_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_out_valid_read/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="spike_in_ready_read_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spike_in_ready_read/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="reward_signal_read_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reward_signal_read/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="learning_params_read_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="144" slack="0"/>
<pin id="506" dir="0" index="1" bw="144" slack="0"/>
<pin id="507" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="learning_params_read/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="config_reg_read_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_reg_read/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="ctrl_reg_read_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_reg_read/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="write_ln397_write_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="2"/>
<pin id="526" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln397/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="write_ln398_write_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="0" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="2"/>
<pin id="533" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln398/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="write_ln399_write_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="0" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="0" index="2" bw="16" slack="2"/>
<pin id="540" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln399/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="write_ln400_write_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="0" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="16" slack="2"/>
<pin id="547" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln400/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_nbreadreq_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="0" index="3" bw="4" slack="0"/>
<pin id="555" dir="0" index="4" bw="1" slack="0"/>
<pin id="556" dir="0" index="5" bw="1" slack="0"/>
<pin id="557" dir="0" index="6" bw="1" slack="0"/>
<pin id="558" dir="0" index="7" bw="1" slack="0"/>
<pin id="559" dir="0" index="8" bw="1" slack="0"/>
<pin id="560" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="empty_50_read_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="44" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="0"/>
<pin id="574" dir="0" index="3" bw="4" slack="0"/>
<pin id="575" dir="0" index="4" bw="1" slack="0"/>
<pin id="576" dir="0" index="5" bw="1" slack="0"/>
<pin id="577" dir="0" index="6" bw="1" slack="0"/>
<pin id="578" dir="0" index="7" bw="1" slack="0"/>
<pin id="579" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_50/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_nbwritereq_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="4" slack="0"/>
<pin id="593" dir="0" index="4" bw="1" slack="0"/>
<pin id="594" dir="0" index="5" bw="1" slack="0"/>
<pin id="595" dir="0" index="6" bw="1" slack="0"/>
<pin id="596" dir="0" index="7" bw="1" slack="0"/>
<pin id="597" dir="0" index="8" bw="1" slack="0"/>
<pin id="598" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_3/5 tmp_4/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="write_ln431_write_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln431/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_write_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="0" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="0"/>
<pin id="620" dir="0" index="3" bw="4" slack="0"/>
<pin id="621" dir="0" index="4" bw="1" slack="0"/>
<pin id="622" dir="0" index="5" bw="1" slack="0"/>
<pin id="623" dir="0" index="6" bw="1" slack="0"/>
<pin id="624" dir="0" index="7" bw="1" slack="0"/>
<pin id="625" dir="0" index="8" bw="32" slack="0"/>
<pin id="626" dir="0" index="9" bw="1" slack="0"/>
<pin id="627" dir="0" index="10" bw="1" slack="0"/>
<pin id="628" dir="0" index="11" bw="1" slack="0"/>
<pin id="629" dir="0" index="12" bw="1" slack="0"/>
<pin id="630" dir="0" index="13" bw="1" slack="0"/>
<pin id="631" dir="0" index="14" bw="1" slack="0"/>
<pin id="632" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln449/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_7_nbwritereq_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="4" slack="0"/>
<pin id="651" dir="0" index="3" bw="4" slack="0"/>
<pin id="652" dir="0" index="4" bw="1" slack="0"/>
<pin id="653" dir="0" index="5" bw="1" slack="0"/>
<pin id="654" dir="0" index="6" bw="1" slack="0"/>
<pin id="655" dir="0" index="7" bw="1" slack="0"/>
<pin id="656" dir="0" index="8" bw="1" slack="0"/>
<pin id="657" dir="1" index="9" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_write_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="0" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="0" index="3" bw="4" slack="0"/>
<pin id="672" dir="0" index="4" bw="1" slack="0"/>
<pin id="673" dir="0" index="5" bw="1" slack="0"/>
<pin id="674" dir="0" index="6" bw="1" slack="0"/>
<pin id="675" dir="0" index="7" bw="1" slack="0"/>
<pin id="676" dir="0" index="8" bw="24" slack="0"/>
<pin id="677" dir="0" index="9" bw="1" slack="0"/>
<pin id="678" dir="0" index="10" bw="1" slack="0"/>
<pin id="679" dir="0" index="11" bw="1" slack="0"/>
<pin id="680" dir="0" index="12" bw="1" slack="0"/>
<pin id="681" dir="0" index="13" bw="1" slack="0"/>
<pin id="682" dir="0" index="14" bw="1" slack="0"/>
<pin id="683" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln491/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_1_nbreadreq_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="705" class="1004" name="write_ln521_write_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="0" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln521/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="write_ln522_write_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="0" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="0" index="2" bw="32" slack="10"/>
<pin id="716" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln522/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="write_ln523_write_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="0" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="0" index="2" bw="31" slack="0"/>
<pin id="723" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln523/15 "/>
</bind>
</comp>

<comp id="727" class="1004" name="write_ln0_write_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="0" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="1" slack="10"/>
<pin id="731" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="write_ln412_write_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="0" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="0" index="2" bw="8" slack="10"/>
<pin id="738" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln412/15 "/>
</bind>
</comp>

<comp id="741" class="1004" name="write_ln413_write_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="0" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="0" index="2" bw="8" slack="10"/>
<pin id="745" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln413/15 "/>
</bind>
</comp>

<comp id="748" class="1004" name="write_ln533_write_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="0" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="16" slack="0"/>
<pin id="752" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln533/47 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_ZL13weight_memory_0_addr_gep_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="9" slack="0"/>
<pin id="759" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_0_addr/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_ZL13weight_memory_1_addr_gep_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="9" slack="0"/>
<pin id="766" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_1_addr/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_ZL13weight_memory_2_addr_gep_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="0" index="2" bw="9" slack="0"/>
<pin id="773" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_2_addr/13 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_ZL13weight_memory_3_addr_gep_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="0" index="2" bw="9" slack="0"/>
<pin id="780" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_3_addr/13 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_ZL13weight_memory_4_addr_gep_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="9" slack="0"/>
<pin id="787" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_4_addr/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_ZL13weight_memory_5_addr_gep_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="9" slack="0"/>
<pin id="794" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_5_addr/13 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_ZL13weight_memory_6_addr_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="9" slack="0"/>
<pin id="801" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_6_addr/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_ZL13weight_memory_7_addr_gep_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="0" index="2" bw="9" slack="0"/>
<pin id="808" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_7_addr/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="grp_access_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="814" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="815" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_0_load/13 "/>
</bind>
</comp>

<comp id="817" class="1004" name="grp_access_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="9" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="820" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="821" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_1_load/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="grp_access_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="9" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="826" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="827" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_2_load/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="grp_access_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="832" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="833" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_3_load/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="grp_access_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="838" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="839" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_4_load/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="grp_access_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="844" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="845" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_5_load/13 "/>
</bind>
</comp>

<comp id="847" class="1004" name="grp_access_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="850" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="851" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_6_load/13 "/>
</bind>
</comp>

<comp id="853" class="1004" name="grp_access_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="856" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="857" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_7_load/13 "/>
</bind>
</comp>

<comp id="859" class="1005" name="timestamp_flag_0_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="864" class="1004" name="timestamp_flag_0_phi_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="867" dir="0" index="2" bw="1" slack="3"/>
<pin id="868" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="869" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="timestamp_flag_0/4 "/>
</bind>
</comp>

<comp id="873" class="1005" name="timestamp_loc_0_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="877" class="1004" name="timestamp_loc_0_phi_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="880" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="881" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="882" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="timestamp_loc_0/4 "/>
</bind>
</comp>

<comp id="885" class="1005" name="spike_counter_loc_0_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spike_counter_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="889" class="1004" name="spike_counter_loc_0_phi_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="892" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="893" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="894" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_loc_0/4 "/>
</bind>
</comp>

<comp id="896" class="1005" name="spike_in_valid_local_0_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="spike_in_valid_local_0 (phireg) "/>
</bind>
</comp>

<comp id="901" class="1004" name="spike_in_valid_local_0_phi_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="904" dir="0" index="2" bw="1" slack="1"/>
<pin id="905" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="906" dir="0" index="4" bw="1" slack="1"/>
<pin id="907" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="908" dir="1" index="6" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_in_valid_local_0/5 "/>
</bind>
</comp>

<comp id="913" class="1005" name="spike_in_neuron_id_local_0_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="1"/>
<pin id="915" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="spike_in_neuron_id_local_0 (phireg) "/>
</bind>
</comp>

<comp id="918" class="1004" name="spike_in_neuron_id_local_0_phi_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="1"/>
<pin id="920" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="921" dir="0" index="2" bw="1" slack="1"/>
<pin id="922" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="923" dir="0" index="4" bw="1" slack="1"/>
<pin id="924" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="925" dir="1" index="6" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_in_neuron_id_local_0/5 "/>
</bind>
</comp>

<comp id="929" class="1005" name="spike_in_weight_local_0_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="spike_in_weight_local_0 (phireg) "/>
</bind>
</comp>

<comp id="934" class="1004" name="spike_in_weight_local_0_phi_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="937" dir="0" index="2" bw="1" slack="1"/>
<pin id="938" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="939" dir="0" index="4" bw="1" slack="1"/>
<pin id="940" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="941" dir="1" index="6" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_in_weight_local_0/5 "/>
</bind>
</comp>

<comp id="945" class="1005" name="spike_counter_flag_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="spike_counter_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="948" class="1004" name="spike_counter_flag_2_phi_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="951" dir="0" index="2" bw="1" slack="1"/>
<pin id="952" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="953" dir="0" index="4" bw="1" slack="1"/>
<pin id="954" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="955" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_flag_2/5 "/>
</bind>
</comp>

<comp id="957" class="1005" name="spike_counter_new_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spike_counter_new_2 (phireg) "/>
</bind>
</comp>

<comp id="961" class="1004" name="spike_counter_new_2_phi_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="964" dir="0" index="2" bw="1" slack="1"/>
<pin id="965" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="966" dir="0" index="4" bw="1" slack="1"/>
<pin id="967" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="968" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_new_2/5 "/>
</bind>
</comp>

<comp id="971" class="1005" name="spike_counter_loc_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="10"/>
<pin id="973" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="spike_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="975" class="1004" name="spike_counter_loc_2_phi_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="978" dir="0" index="2" bw="32" slack="1"/>
<pin id="979" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="980" dir="0" index="4" bw="32" slack="1"/>
<pin id="981" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="982" dir="1" index="6" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="spike_counter_loc_2/5 "/>
</bind>
</comp>

<comp id="984" class="1005" name="read_col_new_0_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="986" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_col_new_0 (phireg) "/>
</bind>
</comp>

<comp id="987" class="1004" name="read_col_new_0_phi_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="990" dir="0" index="2" bw="6" slack="0"/>
<pin id="991" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="992" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_col_new_0/15 "/>
</bind>
</comp>

<comp id="994" class="1004" name="grp_snn_top_hls_Pipeline_RESET_PRE_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="0" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="0" index="2" bw="32" slack="0"/>
<pin id="998" dir="0" index="3" bw="32" slack="0"/>
<pin id="999" dir="0" index="4" bw="32" slack="0"/>
<pin id="1000" dir="0" index="5" bw="32" slack="0"/>
<pin id="1001" dir="0" index="6" bw="32" slack="0"/>
<pin id="1002" dir="0" index="7" bw="32" slack="0"/>
<pin id="1003" dir="0" index="8" bw="32" slack="0"/>
<pin id="1004" dir="0" index="9" bw="32" slack="0"/>
<pin id="1005" dir="0" index="10" bw="32" slack="0"/>
<pin id="1006" dir="0" index="11" bw="32" slack="0"/>
<pin id="1007" dir="0" index="12" bw="32" slack="0"/>
<pin id="1008" dir="0" index="13" bw="32" slack="0"/>
<pin id="1009" dir="0" index="14" bw="32" slack="0"/>
<pin id="1010" dir="0" index="15" bw="32" slack="0"/>
<pin id="1011" dir="0" index="16" bw="32" slack="0"/>
<pin id="1012" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="0" slack="0"/>
<pin id="1032" dir="0" index="1" bw="16" slack="0"/>
<pin id="1033" dir="0" index="2" bw="16" slack="0"/>
<pin id="1034" dir="0" index="3" bw="16" slack="0"/>
<pin id="1035" dir="0" index="4" bw="16" slack="0"/>
<pin id="1036" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="0" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="0"/>
<pin id="1045" dir="0" index="2" bw="8" slack="0"/>
<pin id="1046" dir="0" index="3" bw="8" slack="0"/>
<pin id="1047" dir="0" index="4" bw="8" slack="0"/>
<pin id="1048" dir="0" index="5" bw="8" slack="0"/>
<pin id="1049" dir="0" index="6" bw="8" slack="0"/>
<pin id="1050" dir="0" index="7" bw="8" slack="0"/>
<pin id="1051" dir="0" index="8" bw="8" slack="0"/>
<pin id="1052" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_process_pre_spike_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="0" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="0"/>
<pin id="1065" dir="0" index="2" bw="32" slack="0"/>
<pin id="1066" dir="0" index="3" bw="16" slack="3"/>
<pin id="1067" dir="0" index="4" bw="16" slack="3"/>
<pin id="1068" dir="0" index="5" bw="8" slack="3"/>
<pin id="1069" dir="0" index="6" bw="8" slack="3"/>
<pin id="1070" dir="0" index="7" bw="16" slack="3"/>
<pin id="1071" dir="0" index="8" bw="32" slack="0"/>
<pin id="1072" dir="0" index="9" bw="32" slack="0"/>
<pin id="1073" dir="0" index="10" bw="32" slack="0"/>
<pin id="1074" dir="0" index="11" bw="32" slack="0"/>
<pin id="1075" dir="0" index="12" bw="32" slack="0"/>
<pin id="1076" dir="0" index="13" bw="32" slack="0"/>
<pin id="1077" dir="0" index="14" bw="32" slack="0"/>
<pin id="1078" dir="0" index="15" bw="32" slack="0"/>
<pin id="1079" dir="0" index="16" bw="32" slack="0"/>
<pin id="1080" dir="0" index="17" bw="32" slack="0"/>
<pin id="1081" dir="0" index="18" bw="32" slack="0"/>
<pin id="1082" dir="0" index="19" bw="32" slack="0"/>
<pin id="1083" dir="0" index="20" bw="32" slack="0"/>
<pin id="1084" dir="0" index="21" bw="32" slack="0"/>
<pin id="1085" dir="0" index="22" bw="32" slack="0"/>
<pin id="1086" dir="0" index="23" bw="32" slack="0"/>
<pin id="1087" dir="0" index="24" bw="64" slack="0"/>
<pin id="1088" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln422/4 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="grp_process_post_spike_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="0" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="5"/>
<pin id="1111" dir="0" index="2" bw="32" slack="2"/>
<pin id="1112" dir="0" index="3" bw="16" slack="5"/>
<pin id="1113" dir="0" index="4" bw="16" slack="5"/>
<pin id="1114" dir="0" index="5" bw="8" slack="5"/>
<pin id="1115" dir="0" index="6" bw="8" slack="5"/>
<pin id="1116" dir="0" index="7" bw="16" slack="5"/>
<pin id="1117" dir="0" index="8" bw="32" slack="0"/>
<pin id="1118" dir="0" index="9" bw="32" slack="0"/>
<pin id="1119" dir="0" index="10" bw="32" slack="0"/>
<pin id="1120" dir="0" index="11" bw="32" slack="0"/>
<pin id="1121" dir="0" index="12" bw="32" slack="0"/>
<pin id="1122" dir="0" index="13" bw="32" slack="0"/>
<pin id="1123" dir="0" index="14" bw="32" slack="0"/>
<pin id="1124" dir="0" index="15" bw="32" slack="0"/>
<pin id="1125" dir="0" index="16" bw="32" slack="0"/>
<pin id="1126" dir="0" index="17" bw="32" slack="0"/>
<pin id="1127" dir="0" index="18" bw="32" slack="0"/>
<pin id="1128" dir="0" index="19" bw="32" slack="0"/>
<pin id="1129" dir="0" index="20" bw="32" slack="0"/>
<pin id="1130" dir="0" index="21" bw="32" slack="0"/>
<pin id="1131" dir="0" index="22" bw="32" slack="0"/>
<pin id="1132" dir="0" index="23" bw="32" slack="0"/>
<pin id="1133" dir="0" index="24" bw="64" slack="0"/>
<pin id="1134" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln453/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="grp_apply_weight_updates_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="0" slack="0"/>
<pin id="1156" dir="0" index="1" bw="16" slack="7"/>
<pin id="1157" dir="0" index="2" bw="1" slack="7"/>
<pin id="1158" dir="0" index="3" bw="16" slack="7"/>
<pin id="1159" dir="0" index="4" bw="8" slack="0"/>
<pin id="1160" dir="0" index="5" bw="64" slack="0"/>
<pin id="1161" dir="0" index="6" bw="8" slack="0"/>
<pin id="1162" dir="0" index="7" bw="8" slack="0"/>
<pin id="1163" dir="0" index="8" bw="8" slack="0"/>
<pin id="1164" dir="0" index="9" bw="8" slack="0"/>
<pin id="1165" dir="0" index="10" bw="8" slack="0"/>
<pin id="1166" dir="0" index="11" bw="8" slack="0"/>
<pin id="1167" dir="0" index="12" bw="8" slack="0"/>
<pin id="1168" dir="0" index="13" bw="8" slack="0"/>
<pin id="1169" dir="0" index="14" bw="16" slack="0"/>
<pin id="1170" dir="0" index="15" bw="16" slack="0"/>
<pin id="1171" dir="0" index="16" bw="16" slack="0"/>
<pin id="1172" dir="0" index="17" bw="16" slack="0"/>
<pin id="1173" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln461/8 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="grp_apply_reward_signal_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="0" slack="0"/>
<pin id="1190" dir="0" index="1" bw="8" slack="9"/>
<pin id="1191" dir="0" index="2" bw="16" slack="9"/>
<pin id="1192" dir="0" index="3" bw="16" slack="0"/>
<pin id="1193" dir="0" index="4" bw="16" slack="0"/>
<pin id="1194" dir="0" index="5" bw="16" slack="0"/>
<pin id="1195" dir="0" index="6" bw="16" slack="0"/>
<pin id="1196" dir="0" index="7" bw="8" slack="0"/>
<pin id="1197" dir="0" index="8" bw="8" slack="0"/>
<pin id="1198" dir="0" index="9" bw="8" slack="0"/>
<pin id="1199" dir="0" index="10" bw="8" slack="0"/>
<pin id="1200" dir="0" index="11" bw="8" slack="0"/>
<pin id="1201" dir="0" index="12" bw="8" slack="0"/>
<pin id="1202" dir="0" index="13" bw="8" slack="0"/>
<pin id="1203" dir="0" index="14" bw="8" slack="0"/>
<pin id="1204" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln469/10 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="grp_decay_eligibility_traces_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="0" slack="0"/>
<pin id="1220" dir="0" index="1" bw="16" slack="11"/>
<pin id="1221" dir="0" index="2" bw="16" slack="0"/>
<pin id="1222" dir="0" index="3" bw="16" slack="0"/>
<pin id="1223" dir="0" index="4" bw="16" slack="0"/>
<pin id="1224" dir="0" index="5" bw="16" slack="0"/>
<pin id="1225" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln470/12 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="0" slack="0"/>
<pin id="1233" dir="0" index="1" bw="12" slack="14"/>
<pin id="1234" dir="0" index="2" bw="8" slack="0"/>
<pin id="1235" dir="0" index="3" bw="8" slack="0"/>
<pin id="1236" dir="0" index="4" bw="8" slack="0"/>
<pin id="1237" dir="0" index="5" bw="8" slack="0"/>
<pin id="1238" dir="0" index="6" bw="8" slack="0"/>
<pin id="1239" dir="0" index="7" bw="8" slack="0"/>
<pin id="1240" dir="0" index="8" bw="8" slack="0"/>
<pin id="1241" dir="0" index="9" bw="8" slack="0"/>
<pin id="1242" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="0" slack="0"/>
<pin id="1254" dir="0" index="1" bw="12" slack="0"/>
<pin id="1255" dir="0" index="2" bw="13" slack="16"/>
<pin id="1256" dir="0" index="3" bw="8" slack="0"/>
<pin id="1257" dir="0" index="4" bw="8" slack="0"/>
<pin id="1258" dir="0" index="5" bw="8" slack="0"/>
<pin id="1259" dir="0" index="6" bw="8" slack="0"/>
<pin id="1260" dir="0" index="7" bw="8" slack="0"/>
<pin id="1261" dir="0" index="8" bw="8" slack="0"/>
<pin id="1262" dir="0" index="9" bw="8" slack="0"/>
<pin id="1263" dir="0" index="10" bw="8" slack="0"/>
<pin id="1264" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="0" slack="0"/>
<pin id="1276" dir="0" index="1" bw="13" slack="0"/>
<pin id="1277" dir="0" index="2" bw="14" slack="18"/>
<pin id="1278" dir="0" index="3" bw="8" slack="0"/>
<pin id="1279" dir="0" index="4" bw="8" slack="0"/>
<pin id="1280" dir="0" index="5" bw="8" slack="0"/>
<pin id="1281" dir="0" index="6" bw="8" slack="0"/>
<pin id="1282" dir="0" index="7" bw="8" slack="0"/>
<pin id="1283" dir="0" index="8" bw="8" slack="0"/>
<pin id="1284" dir="0" index="9" bw="8" slack="0"/>
<pin id="1285" dir="0" index="10" bw="8" slack="0"/>
<pin id="1286" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="0" slack="0"/>
<pin id="1298" dir="0" index="1" bw="14" slack="0"/>
<pin id="1299" dir="0" index="2" bw="14" slack="20"/>
<pin id="1300" dir="0" index="3" bw="8" slack="0"/>
<pin id="1301" dir="0" index="4" bw="8" slack="0"/>
<pin id="1302" dir="0" index="5" bw="8" slack="0"/>
<pin id="1303" dir="0" index="6" bw="8" slack="0"/>
<pin id="1304" dir="0" index="7" bw="8" slack="0"/>
<pin id="1305" dir="0" index="8" bw="8" slack="0"/>
<pin id="1306" dir="0" index="9" bw="8" slack="0"/>
<pin id="1307" dir="0" index="10" bw="8" slack="0"/>
<pin id="1308" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="0" slack="0"/>
<pin id="1320" dir="0" index="1" bw="14" slack="0"/>
<pin id="1321" dir="0" index="2" bw="15" slack="22"/>
<pin id="1322" dir="0" index="3" bw="8" slack="0"/>
<pin id="1323" dir="0" index="4" bw="8" slack="0"/>
<pin id="1324" dir="0" index="5" bw="8" slack="0"/>
<pin id="1325" dir="0" index="6" bw="8" slack="0"/>
<pin id="1326" dir="0" index="7" bw="8" slack="0"/>
<pin id="1327" dir="0" index="8" bw="8" slack="0"/>
<pin id="1328" dir="0" index="9" bw="8" slack="0"/>
<pin id="1329" dir="0" index="10" bw="8" slack="0"/>
<pin id="1330" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/23 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="0" slack="0"/>
<pin id="1342" dir="0" index="1" bw="15" slack="0"/>
<pin id="1343" dir="0" index="2" bw="15" slack="24"/>
<pin id="1344" dir="0" index="3" bw="8" slack="0"/>
<pin id="1345" dir="0" index="4" bw="8" slack="0"/>
<pin id="1346" dir="0" index="5" bw="8" slack="0"/>
<pin id="1347" dir="0" index="6" bw="8" slack="0"/>
<pin id="1348" dir="0" index="7" bw="8" slack="0"/>
<pin id="1349" dir="0" index="8" bw="8" slack="0"/>
<pin id="1350" dir="0" index="9" bw="8" slack="0"/>
<pin id="1351" dir="0" index="10" bw="8" slack="0"/>
<pin id="1352" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/25 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="0" slack="0"/>
<pin id="1364" dir="0" index="1" bw="15" slack="0"/>
<pin id="1365" dir="0" index="2" bw="15" slack="26"/>
<pin id="1366" dir="0" index="3" bw="8" slack="0"/>
<pin id="1367" dir="0" index="4" bw="8" slack="0"/>
<pin id="1368" dir="0" index="5" bw="8" slack="0"/>
<pin id="1369" dir="0" index="6" bw="8" slack="0"/>
<pin id="1370" dir="0" index="7" bw="8" slack="0"/>
<pin id="1371" dir="0" index="8" bw="8" slack="0"/>
<pin id="1372" dir="0" index="9" bw="8" slack="0"/>
<pin id="1373" dir="0" index="10" bw="8" slack="0"/>
<pin id="1374" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="0" slack="0"/>
<pin id="1386" dir="0" index="1" bw="15" slack="0"/>
<pin id="1387" dir="0" index="2" bw="15" slack="28"/>
<pin id="1388" dir="0" index="3" bw="8" slack="0"/>
<pin id="1389" dir="0" index="4" bw="8" slack="0"/>
<pin id="1390" dir="0" index="5" bw="8" slack="0"/>
<pin id="1391" dir="0" index="6" bw="8" slack="0"/>
<pin id="1392" dir="0" index="7" bw="8" slack="0"/>
<pin id="1393" dir="0" index="8" bw="8" slack="0"/>
<pin id="1394" dir="0" index="9" bw="8" slack="0"/>
<pin id="1395" dir="0" index="10" bw="8" slack="0"/>
<pin id="1396" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="0" slack="0"/>
<pin id="1408" dir="0" index="1" bw="15" slack="0"/>
<pin id="1409" dir="0" index="2" bw="16" slack="30"/>
<pin id="1410" dir="0" index="3" bw="8" slack="0"/>
<pin id="1411" dir="0" index="4" bw="8" slack="0"/>
<pin id="1412" dir="0" index="5" bw="8" slack="0"/>
<pin id="1413" dir="0" index="6" bw="8" slack="0"/>
<pin id="1414" dir="0" index="7" bw="8" slack="0"/>
<pin id="1415" dir="0" index="8" bw="8" slack="0"/>
<pin id="1416" dir="0" index="9" bw="8" slack="0"/>
<pin id="1417" dir="0" index="10" bw="8" slack="0"/>
<pin id="1418" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/31 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="0" slack="0"/>
<pin id="1430" dir="0" index="1" bw="16" slack="0"/>
<pin id="1431" dir="0" index="2" bw="16" slack="32"/>
<pin id="1432" dir="0" index="3" bw="8" slack="0"/>
<pin id="1433" dir="0" index="4" bw="8" slack="0"/>
<pin id="1434" dir="0" index="5" bw="8" slack="0"/>
<pin id="1435" dir="0" index="6" bw="8" slack="0"/>
<pin id="1436" dir="0" index="7" bw="8" slack="0"/>
<pin id="1437" dir="0" index="8" bw="8" slack="0"/>
<pin id="1438" dir="0" index="9" bw="8" slack="0"/>
<pin id="1439" dir="0" index="10" bw="8" slack="0"/>
<pin id="1440" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/33 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="0" slack="0"/>
<pin id="1452" dir="0" index="1" bw="16" slack="0"/>
<pin id="1453" dir="0" index="2" bw="16" slack="34"/>
<pin id="1454" dir="0" index="3" bw="8" slack="0"/>
<pin id="1455" dir="0" index="4" bw="8" slack="0"/>
<pin id="1456" dir="0" index="5" bw="8" slack="0"/>
<pin id="1457" dir="0" index="6" bw="8" slack="0"/>
<pin id="1458" dir="0" index="7" bw="8" slack="0"/>
<pin id="1459" dir="0" index="8" bw="8" slack="0"/>
<pin id="1460" dir="0" index="9" bw="8" slack="0"/>
<pin id="1461" dir="0" index="10" bw="8" slack="0"/>
<pin id="1462" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="0" slack="0"/>
<pin id="1474" dir="0" index="1" bw="16" slack="0"/>
<pin id="1475" dir="0" index="2" bw="16" slack="36"/>
<pin id="1476" dir="0" index="3" bw="8" slack="0"/>
<pin id="1477" dir="0" index="4" bw="8" slack="0"/>
<pin id="1478" dir="0" index="5" bw="8" slack="0"/>
<pin id="1479" dir="0" index="6" bw="8" slack="0"/>
<pin id="1480" dir="0" index="7" bw="8" slack="0"/>
<pin id="1481" dir="0" index="8" bw="8" slack="0"/>
<pin id="1482" dir="0" index="9" bw="8" slack="0"/>
<pin id="1483" dir="0" index="10" bw="8" slack="0"/>
<pin id="1484" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/37 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="0" slack="0"/>
<pin id="1496" dir="0" index="1" bw="16" slack="0"/>
<pin id="1497" dir="0" index="2" bw="16" slack="38"/>
<pin id="1498" dir="0" index="3" bw="8" slack="0"/>
<pin id="1499" dir="0" index="4" bw="8" slack="0"/>
<pin id="1500" dir="0" index="5" bw="8" slack="0"/>
<pin id="1501" dir="0" index="6" bw="8" slack="0"/>
<pin id="1502" dir="0" index="7" bw="8" slack="0"/>
<pin id="1503" dir="0" index="8" bw="8" slack="0"/>
<pin id="1504" dir="0" index="9" bw="8" slack="0"/>
<pin id="1505" dir="0" index="10" bw="8" slack="0"/>
<pin id="1506" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/39 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="0" slack="0"/>
<pin id="1518" dir="0" index="1" bw="16" slack="0"/>
<pin id="1519" dir="0" index="2" bw="16" slack="40"/>
<pin id="1520" dir="0" index="3" bw="8" slack="0"/>
<pin id="1521" dir="0" index="4" bw="8" slack="0"/>
<pin id="1522" dir="0" index="5" bw="8" slack="0"/>
<pin id="1523" dir="0" index="6" bw="8" slack="0"/>
<pin id="1524" dir="0" index="7" bw="8" slack="0"/>
<pin id="1525" dir="0" index="8" bw="8" slack="0"/>
<pin id="1526" dir="0" index="9" bw="8" slack="0"/>
<pin id="1527" dir="0" index="10" bw="8" slack="0"/>
<pin id="1528" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/41 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="0" slack="0"/>
<pin id="1540" dir="0" index="1" bw="16" slack="0"/>
<pin id="1541" dir="0" index="2" bw="16" slack="42"/>
<pin id="1542" dir="0" index="3" bw="8" slack="0"/>
<pin id="1543" dir="0" index="4" bw="8" slack="0"/>
<pin id="1544" dir="0" index="5" bw="8" slack="0"/>
<pin id="1545" dir="0" index="6" bw="8" slack="0"/>
<pin id="1546" dir="0" index="7" bw="8" slack="0"/>
<pin id="1547" dir="0" index="8" bw="8" slack="0"/>
<pin id="1548" dir="0" index="9" bw="8" slack="0"/>
<pin id="1549" dir="0" index="10" bw="8" slack="0"/>
<pin id="1550" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/43 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="0" slack="0"/>
<pin id="1562" dir="0" index="1" bw="16" slack="0"/>
<pin id="1563" dir="0" index="2" bw="16" slack="44"/>
<pin id="1564" dir="0" index="3" bw="8" slack="0"/>
<pin id="1565" dir="0" index="4" bw="8" slack="0"/>
<pin id="1566" dir="0" index="5" bw="8" slack="0"/>
<pin id="1567" dir="0" index="6" bw="8" slack="0"/>
<pin id="1568" dir="0" index="7" bw="8" slack="0"/>
<pin id="1569" dir="0" index="8" bw="8" slack="0"/>
<pin id="1570" dir="0" index="9" bw="8" slack="0"/>
<pin id="1571" dir="0" index="10" bw="8" slack="0"/>
<pin id="1572" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/45 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="learning_params_a_plus_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="144" slack="0"/>
<pin id="1584" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="learning_params_a_plus/1 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="learning_params_a_minus_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="16" slack="0"/>
<pin id="1588" dir="0" index="1" bw="144" slack="0"/>
<pin id="1589" dir="0" index="2" bw="6" slack="0"/>
<pin id="1590" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="learning_params_a_minus/1 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="learning_params_tau_plus_cast_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="0"/>
<pin id="1596" dir="0" index="1" bw="144" slack="0"/>
<pin id="1597" dir="0" index="2" bw="7" slack="0"/>
<pin id="1598" dir="0" index="3" bw="7" slack="0"/>
<pin id="1599" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="learning_params_tau_plus_cast/1 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="learning_params_tau_minus_cast_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="8" slack="0"/>
<pin id="1606" dir="0" index="1" bw="144" slack="0"/>
<pin id="1607" dir="0" index="2" bw="7" slack="0"/>
<pin id="1608" dir="0" index="3" bw="7" slack="0"/>
<pin id="1609" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="learning_params_tau_minus_cast/1 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="learning_params_stdp_window_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="16" slack="0"/>
<pin id="1616" dir="0" index="1" bw="144" slack="0"/>
<pin id="1617" dir="0" index="2" bw="8" slack="0"/>
<pin id="1618" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="learning_params_stdp_window/1 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="learning_params_learning_rate_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="16" slack="0"/>
<pin id="1624" dir="0" index="1" bw="144" slack="0"/>
<pin id="1625" dir="0" index="2" bw="8" slack="0"/>
<pin id="1626" dir="1" index="3" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="learning_params_learning_rate/1 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="learning_params_rstdp_enable_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="0"/>
<pin id="1632" dir="0" index="1" bw="144" slack="0"/>
<pin id="1633" dir="0" index="2" bw="8" slack="0"/>
<pin id="1634" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="learning_params_rstdp_enable/1 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="learning_params_trace_decay_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="16" slack="0"/>
<pin id="1640" dir="0" index="1" bw="144" slack="0"/>
<pin id="1641" dir="0" index="2" bw="8" slack="0"/>
<pin id="1642" dir="1" index="3" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="learning_params_trace_decay/1 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="enable_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="0"/>
<pin id="1648" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="enable/1 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="reset_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="0"/>
<pin id="1652" dir="0" index="1" bw="32" slack="0"/>
<pin id="1653" dir="0" index="2" bw="1" slack="0"/>
<pin id="1654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="reset/1 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="clear_counters_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="0"/>
<pin id="1660" dir="0" index="1" bw="32" slack="0"/>
<pin id="1661" dir="0" index="2" bw="3" slack="0"/>
<pin id="1662" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="clear_counters/1 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="learning_enable_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="0"/>
<pin id="1668" dir="0" index="1" bw="32" slack="0"/>
<pin id="1669" dir="0" index="2" bw="3" slack="0"/>
<pin id="1670" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="learning_enable/1 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="weight_read_mode_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="0"/>
<pin id="1676" dir="0" index="1" bw="32" slack="0"/>
<pin id="1677" dir="0" index="2" bw="4" slack="0"/>
<pin id="1678" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="weight_read_mode/1 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="apply_reward_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="1" slack="0"/>
<pin id="1684" dir="0" index="1" bw="32" slack="0"/>
<pin id="1685" dir="0" index="2" bw="4" slack="0"/>
<pin id="1686" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="apply_reward/1 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="threshold_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="32" slack="0"/>
<pin id="1692" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="threshold/1 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="leak_rate_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="16" slack="0"/>
<pin id="1696" dir="0" index="1" bw="32" slack="0"/>
<pin id="1697" dir="0" index="2" bw="6" slack="0"/>
<pin id="1698" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="leak_rate/1 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="initialized_load_load_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="1" slack="0"/>
<pin id="1704" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="initialized_load/1 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="timestamp_load_load_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="0"/>
<pin id="1708" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="timestamp_load/1 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="spike_counter_load_load_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="0"/>
<pin id="1712" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spike_counter_load/1 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="xor_ln357_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="0"/>
<pin id="1716" dir="0" index="1" bw="1" slack="0"/>
<pin id="1717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln357/1 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="or_ln357_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="0"/>
<pin id="1722" dir="0" index="1" bw="1" slack="0"/>
<pin id="1723" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357/1 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="store_ln385_store_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="0"/>
<pin id="1728" dir="0" index="1" bw="1" slack="0"/>
<pin id="1729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/3 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="and_ln409_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="2"/>
<pin id="1734" dir="0" index="1" bw="1" slack="2"/>
<pin id="1735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln409/3 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="or_ln389_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="3"/>
<pin id="1738" dir="0" index="1" bw="1" slack="0"/>
<pin id="1739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln389/4 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="select_ln389_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="3"/>
<pin id="1743" dir="0" index="1" bw="32" slack="0"/>
<pin id="1744" dir="0" index="2" bw="32" slack="0"/>
<pin id="1745" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln389/4 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="in_pkt_data_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="44" slack="0"/>
<pin id="1750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkt_data/4 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="pre_id_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="32" slack="0"/>
<pin id="1754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pre_id/4 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="weight_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="8" slack="0"/>
<pin id="1759" dir="0" index="1" bw="32" slack="0"/>
<pin id="1760" dir="0" index="2" bw="5" slack="0"/>
<pin id="1761" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight/4 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="add_ln425_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="1"/>
<pin id="1767" dir="0" index="1" bw="1" slack="0"/>
<pin id="1768" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln425/5 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="store_ln359_store_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="0"/>
<pin id="1774" dir="0" index="1" bw="32" slack="0"/>
<pin id="1775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln359/5 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="trunc_ln442_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="1"/>
<pin id="1780" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442/5 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="out_pkt_data_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="0"/>
<pin id="1784" dir="0" index="1" bw="16" slack="0"/>
<pin id="1785" dir="0" index="2" bw="8" slack="4"/>
<pin id="1786" dir="0" index="3" bw="8" slack="4"/>
<pin id="1787" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pkt_data/5 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="select_ln462_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="7"/>
<pin id="1793" dir="0" index="1" bw="8" slack="7"/>
<pin id="1794" dir="0" index="2" bw="8" slack="0"/>
<pin id="1795" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462/8 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="and_ln468_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="1" slack="8"/>
<pin id="1800" dir="0" index="1" bw="1" slack="8"/>
<pin id="1801" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln468/9 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="read_row_load_load_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="6" slack="0"/>
<pin id="1804" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_row_load/13 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="read_col_load_load_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="6" slack="0"/>
<pin id="1808" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_col_load/13 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="trunc_ln484_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="6" slack="0"/>
<pin id="1812" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln484/13 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="lshr_ln3_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="3" slack="0"/>
<pin id="1816" dir="0" index="1" bw="6" slack="0"/>
<pin id="1817" dir="0" index="2" bw="3" slack="0"/>
<pin id="1818" dir="0" index="3" bw="4" slack="0"/>
<pin id="1819" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/13 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="tmp_9_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="9" slack="0"/>
<pin id="1826" dir="0" index="1" bw="6" slack="0"/>
<pin id="1827" dir="0" index="2" bw="3" slack="0"/>
<pin id="1828" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="1832" class="1004" name="zext_ln484_2_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="9" slack="0"/>
<pin id="1834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484_2/13 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="zext_ln483_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1846" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln483/14 "/>
</bind>
</comp>

<comp id="1847" class="1004" name="zext_ln484_fu_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484/14 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="tmp_s_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="8" slack="0"/>
<pin id="1852" dir="0" index="1" bw="3" slack="0"/>
<pin id="1853" dir="0" index="2" bw="8" slack="0"/>
<pin id="1854" dir="0" index="3" bw="3" slack="0"/>
<pin id="1855" dir="0" index="4" bw="8" slack="0"/>
<pin id="1856" dir="0" index="5" bw="3" slack="0"/>
<pin id="1857" dir="0" index="6" bw="8" slack="0"/>
<pin id="1858" dir="0" index="7" bw="3" slack="0"/>
<pin id="1859" dir="0" index="8" bw="8" slack="0"/>
<pin id="1860" dir="0" index="9" bw="3" slack="0"/>
<pin id="1861" dir="0" index="10" bw="8" slack="0"/>
<pin id="1862" dir="0" index="11" bw="3" slack="0"/>
<pin id="1863" dir="0" index="12" bw="8" slack="0"/>
<pin id="1864" dir="0" index="13" bw="3" slack="0"/>
<pin id="1865" dir="0" index="14" bw="8" slack="0"/>
<pin id="1866" dir="0" index="15" bw="3" slack="0"/>
<pin id="1867" dir="0" index="16" bw="8" slack="0"/>
<pin id="1868" dir="0" index="17" bw="8" slack="0"/>
<pin id="1869" dir="0" index="18" bw="3" slack="1"/>
<pin id="1870" dir="1" index="19" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="w_pkt_data_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="24" slack="0"/>
<pin id="1891" dir="0" index="1" bw="8" slack="0"/>
<pin id="1892" dir="0" index="2" bw="6" slack="0"/>
<pin id="1893" dir="0" index="3" bw="6" slack="0"/>
<pin id="1894" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="w_pkt_data/14 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="zext_ln484_3_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="24" slack="0"/>
<pin id="1901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484_3/14 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="icmp_ln487_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1906" dir="0" index="1" bw="6" slack="0"/>
<pin id="1907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln487/14 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="icmp_ln487_1_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1911" dir="0" index="1" bw="6" slack="0"/>
<pin id="1912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln487_1/14 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="w_pkt_last_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="1" slack="0"/>
<pin id="1916" dir="0" index="1" bw="1" slack="0"/>
<pin id="1917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="w_pkt_last/14 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="zext_ln483_1_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1923" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln483_1/15 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="zext_ln484_1_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1926" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484_1/15 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="add_ln493_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="6" slack="0"/>
<pin id="1929" dir="0" index="1" bw="1" slack="0"/>
<pin id="1930" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/15 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="trunc_ln494_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="7" slack="0"/>
<pin id="1935" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln494/15 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="tmp_11_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="1" slack="0"/>
<pin id="1940" dir="0" index="1" bw="7" slack="0"/>
<pin id="1941" dir="0" index="2" bw="4" slack="0"/>
<pin id="1942" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="add_ln496_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="6" slack="0"/>
<pin id="1948" dir="0" index="1" bw="1" slack="0"/>
<pin id="1949" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln496/15 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="trunc_ln497_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="7" slack="0"/>
<pin id="1954" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln497/15 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="tmp_12_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="1" slack="0"/>
<pin id="1958" dir="0" index="1" bw="7" slack="0"/>
<pin id="1959" dir="0" index="2" bw="4" slack="0"/>
<pin id="1960" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/15 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="select_ln497_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="1" slack="0"/>
<pin id="1966" dir="0" index="1" bw="6" slack="0"/>
<pin id="1967" dir="0" index="2" bw="6" slack="0"/>
<pin id="1968" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln497/15 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="store_ln497_store_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="6" slack="0"/>
<pin id="1974" dir="0" index="1" bw="6" slack="0"/>
<pin id="1975" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/15 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="store_ln493_store_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="6" slack="0"/>
<pin id="1980" dir="0" index="1" bw="6" slack="0"/>
<pin id="1981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/15 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="add_ln507_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="32" slack="11"/>
<pin id="1986" dir="0" index="1" bw="1" slack="0"/>
<pin id="1987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/15 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="or_ln506_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="14"/>
<pin id="1992" dir="0" index="1" bw="1" slack="11"/>
<pin id="1993" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln506/15 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="select_ln506_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="1" slack="14"/>
<pin id="1997" dir="0" index="1" bw="32" slack="0"/>
<pin id="1998" dir="0" index="2" bw="32" slack="0"/>
<pin id="1999" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/15 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="status_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="5" slack="0"/>
<pin id="2004" dir="0" index="1" bw="1" slack="14"/>
<pin id="2005" dir="0" index="2" bw="1" slack="0"/>
<pin id="2006" dir="0" index="3" bw="1" slack="14"/>
<pin id="2007" dir="0" index="4" bw="1" slack="14"/>
<pin id="2008" dir="0" index="5" bw="1" slack="14"/>
<pin id="2009" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="status/15 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="zext_ln519_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="5" slack="0"/>
<pin id="2014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/15 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="store_ln358_store_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="32" slack="0"/>
<pin id="2019" dir="0" index="1" bw="32" slack="0"/>
<pin id="2020" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln358/15 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="weight_sum_loc_load_load_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="12" slack="16"/>
<pin id="2025" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_loc_load/17 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="weight_sum_2_loc_load_load_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="13" slack="18"/>
<pin id="2029" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_2_loc_load/19 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="weight_sum_4_loc_load_load_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="14" slack="20"/>
<pin id="2033" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_4_loc_load/21 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="weight_sum_6_loc_load_load_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="14" slack="22"/>
<pin id="2037" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_6_loc_load/23 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="weight_sum_8_loc_load_load_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="15" slack="24"/>
<pin id="2041" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_8_loc_load/25 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="weight_sum_10_loc_load_load_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="15" slack="26"/>
<pin id="2045" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_10_loc_load/27 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="weight_sum_12_loc_load_load_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="15" slack="28"/>
<pin id="2049" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_12_loc_load/29 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="weight_sum_14_loc_load_load_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="15" slack="30"/>
<pin id="2053" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_14_loc_load/31 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="weight_sum_16_loc_load_load_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="16" slack="32"/>
<pin id="2057" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_16_loc_load/33 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="weight_sum_18_loc_load_load_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="16" slack="34"/>
<pin id="2061" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_18_loc_load/35 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="weight_sum_20_loc_load_load_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="16" slack="36"/>
<pin id="2065" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_20_loc_load/37 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="weight_sum_22_loc_load_load_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="16" slack="38"/>
<pin id="2069" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_22_loc_load/39 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="weight_sum_24_loc_load_load_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="16" slack="40"/>
<pin id="2073" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_24_loc_load/41 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="weight_sum_26_loc_load_load_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="16" slack="42"/>
<pin id="2077" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_26_loc_load/43 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="weight_sum_28_loc_load_load_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="16" slack="44"/>
<pin id="2081" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_28_loc_load/45 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="weight_sum_31_loc_load_load_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="16" slack="46"/>
<pin id="2085" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_31_loc_load/47 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="sext_ln529_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="16" slack="0"/>
<pin id="2088" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln529/47 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="snn_busy_read_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="1" slack="14"/>
<pin id="2093" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="snn_busy_read "/>
</bind>
</comp>

<comp id="2096" class="1005" name="snn_ready_read_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="1" slack="14"/>
<pin id="2098" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="snn_ready_read "/>
</bind>
</comp>

<comp id="2101" class="1005" name="spike_out_weight_read_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="8" slack="4"/>
<pin id="2103" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="spike_out_weight_read "/>
</bind>
</comp>

<comp id="2106" class="1005" name="spike_out_neuron_id_read_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="8" slack="4"/>
<pin id="2108" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="spike_out_neuron_id_read "/>
</bind>
</comp>

<comp id="2112" class="1005" name="spike_out_valid_read_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="1" slack="4"/>
<pin id="2114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="spike_out_valid_read "/>
</bind>
</comp>

<comp id="2116" class="1005" name="spike_in_ready_read_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="1" slack="2"/>
<pin id="2118" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="spike_in_ready_read "/>
</bind>
</comp>

<comp id="2121" class="1005" name="reward_signal_read_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="8" slack="7"/>
<pin id="2123" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="reward_signal_read "/>
</bind>
</comp>

<comp id="2127" class="1005" name="weight_sum_31_loc_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="16" slack="44"/>
<pin id="2129" dir="1" index="1" bw="16" slack="44"/>
</pin_list>
<bind>
<opset="weight_sum_31_loc "/>
</bind>
</comp>

<comp id="2133" class="1005" name="weight_sum_28_loc_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="16" slack="42"/>
<pin id="2135" dir="1" index="1" bw="16" slack="42"/>
</pin_list>
<bind>
<opset="weight_sum_28_loc "/>
</bind>
</comp>

<comp id="2139" class="1005" name="weight_sum_26_loc_reg_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="16" slack="40"/>
<pin id="2141" dir="1" index="1" bw="16" slack="40"/>
</pin_list>
<bind>
<opset="weight_sum_26_loc "/>
</bind>
</comp>

<comp id="2145" class="1005" name="weight_sum_24_loc_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="16" slack="38"/>
<pin id="2147" dir="1" index="1" bw="16" slack="38"/>
</pin_list>
<bind>
<opset="weight_sum_24_loc "/>
</bind>
</comp>

<comp id="2151" class="1005" name="weight_sum_22_loc_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="16" slack="36"/>
<pin id="2153" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opset="weight_sum_22_loc "/>
</bind>
</comp>

<comp id="2157" class="1005" name="weight_sum_20_loc_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="16" slack="34"/>
<pin id="2159" dir="1" index="1" bw="16" slack="34"/>
</pin_list>
<bind>
<opset="weight_sum_20_loc "/>
</bind>
</comp>

<comp id="2163" class="1005" name="weight_sum_18_loc_reg_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="16" slack="32"/>
<pin id="2165" dir="1" index="1" bw="16" slack="32"/>
</pin_list>
<bind>
<opset="weight_sum_18_loc "/>
</bind>
</comp>

<comp id="2169" class="1005" name="weight_sum_16_loc_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="16" slack="30"/>
<pin id="2171" dir="1" index="1" bw="16" slack="30"/>
</pin_list>
<bind>
<opset="weight_sum_16_loc "/>
</bind>
</comp>

<comp id="2175" class="1005" name="weight_sum_14_loc_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="15" slack="28"/>
<pin id="2177" dir="1" index="1" bw="15" slack="28"/>
</pin_list>
<bind>
<opset="weight_sum_14_loc "/>
</bind>
</comp>

<comp id="2181" class="1005" name="weight_sum_12_loc_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="15" slack="26"/>
<pin id="2183" dir="1" index="1" bw="15" slack="26"/>
</pin_list>
<bind>
<opset="weight_sum_12_loc "/>
</bind>
</comp>

<comp id="2187" class="1005" name="weight_sum_10_loc_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="15" slack="24"/>
<pin id="2189" dir="1" index="1" bw="15" slack="24"/>
</pin_list>
<bind>
<opset="weight_sum_10_loc "/>
</bind>
</comp>

<comp id="2193" class="1005" name="weight_sum_8_loc_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="15" slack="22"/>
<pin id="2195" dir="1" index="1" bw="15" slack="22"/>
</pin_list>
<bind>
<opset="weight_sum_8_loc "/>
</bind>
</comp>

<comp id="2199" class="1005" name="weight_sum_6_loc_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="14" slack="20"/>
<pin id="2201" dir="1" index="1" bw="14" slack="20"/>
</pin_list>
<bind>
<opset="weight_sum_6_loc "/>
</bind>
</comp>

<comp id="2205" class="1005" name="weight_sum_4_loc_reg_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="14" slack="18"/>
<pin id="2207" dir="1" index="1" bw="14" slack="18"/>
</pin_list>
<bind>
<opset="weight_sum_4_loc "/>
</bind>
</comp>

<comp id="2211" class="1005" name="weight_sum_2_loc_reg_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="13" slack="16"/>
<pin id="2213" dir="1" index="1" bw="13" slack="16"/>
</pin_list>
<bind>
<opset="weight_sum_2_loc "/>
</bind>
</comp>

<comp id="2217" class="1005" name="weight_sum_loc_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="12" slack="14"/>
<pin id="2219" dir="1" index="1" bw="12" slack="14"/>
</pin_list>
<bind>
<opset="weight_sum_loc "/>
</bind>
</comp>

<comp id="2223" class="1005" name="learning_params_a_plus_reg_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="16" slack="3"/>
<pin id="2225" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="learning_params_a_plus "/>
</bind>
</comp>

<comp id="2229" class="1005" name="learning_params_a_minus_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="16" slack="3"/>
<pin id="2231" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="learning_params_a_minus "/>
</bind>
</comp>

<comp id="2235" class="1005" name="learning_params_tau_plus_cast_reg_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="8" slack="3"/>
<pin id="2237" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="learning_params_tau_plus_cast "/>
</bind>
</comp>

<comp id="2241" class="1005" name="learning_params_tau_minus_cast_reg_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="8" slack="3"/>
<pin id="2243" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="learning_params_tau_minus_cast "/>
</bind>
</comp>

<comp id="2247" class="1005" name="learning_params_stdp_window_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="16" slack="3"/>
<pin id="2249" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="learning_params_stdp_window "/>
</bind>
</comp>

<comp id="2253" class="1005" name="learning_params_learning_rate_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="16" slack="7"/>
<pin id="2255" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="learning_params_learning_rate "/>
</bind>
</comp>

<comp id="2259" class="1005" name="learning_params_rstdp_enable_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="1" slack="7"/>
<pin id="2261" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="learning_params_rstdp_enable "/>
</bind>
</comp>

<comp id="2267" class="1005" name="learning_params_trace_decay_reg_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="16" slack="7"/>
<pin id="2269" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="learning_params_trace_decay "/>
</bind>
</comp>

<comp id="2273" class="1005" name="enable_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="1" slack="2"/>
<pin id="2275" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="enable "/>
</bind>
</comp>

<comp id="2281" class="1005" name="reset_reg_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="1" slack="2"/>
<pin id="2283" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="reset "/>
</bind>
</comp>

<comp id="2286" class="1005" name="clear_counters_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="1" slack="3"/>
<pin id="2288" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="clear_counters "/>
</bind>
</comp>

<comp id="2292" class="1005" name="learning_enable_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="1" slack="3"/>
<pin id="2294" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="learning_enable "/>
</bind>
</comp>

<comp id="2297" class="1005" name="weight_read_mode_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="1" slack="12"/>
<pin id="2299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="weight_read_mode "/>
</bind>
</comp>

<comp id="2301" class="1005" name="apply_reward_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="1" slack="8"/>
<pin id="2303" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="apply_reward "/>
</bind>
</comp>

<comp id="2306" class="1005" name="threshold_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="16" slack="2"/>
<pin id="2308" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="threshold "/>
</bind>
</comp>

<comp id="2311" class="1005" name="leak_rate_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="16" slack="2"/>
<pin id="2313" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="leak_rate "/>
</bind>
</comp>

<comp id="2316" class="1005" name="initialized_load_reg_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="1" slack="1"/>
<pin id="2318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="initialized_load "/>
</bind>
</comp>

<comp id="2326" class="1005" name="or_ln357_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="1" slack="2"/>
<pin id="2328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln357 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="and_ln409_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="1" slack="1"/>
<pin id="2332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln409 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="or_ln389_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="1" slack="1"/>
<pin id="2336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln389 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="select_ln389_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="32" slack="1"/>
<pin id="2342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln389 "/>
</bind>
</comp>

<comp id="2347" class="1005" name="tmp_reg_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="1" slack="1"/>
<pin id="2349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2351" class="1005" name="pre_id_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="8" slack="1"/>
<pin id="2353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pre_id "/>
</bind>
</comp>

<comp id="2357" class="1005" name="weight_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="8" slack="1"/>
<pin id="2359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight "/>
</bind>
</comp>

<comp id="2362" class="1005" name="tmp_4_reg_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="1" slack="2"/>
<pin id="2364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="out_pkt_data_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="32" slack="1"/>
<pin id="2368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_pkt_data "/>
</bind>
</comp>

<comp id="2371" class="1005" name="select_ln462_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="8" slack="1"/>
<pin id="2373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln462 "/>
</bind>
</comp>

<comp id="2376" class="1005" name="and_ln468_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="1" slack="4"/>
<pin id="2378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln468 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="tmp_7_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="1" slack="2"/>
<pin id="2382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="trunc_ln484_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="3" slack="1"/>
<pin id="2392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln484 "/>
</bind>
</comp>

<comp id="2395" class="1005" name="p_ZL13weight_memory_0_addr_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="9" slack="1"/>
<pin id="2397" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_0_addr "/>
</bind>
</comp>

<comp id="2400" class="1005" name="p_ZL13weight_memory_1_addr_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="9" slack="1"/>
<pin id="2402" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_1_addr "/>
</bind>
</comp>

<comp id="2405" class="1005" name="p_ZL13weight_memory_2_addr_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="9" slack="1"/>
<pin id="2407" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_2_addr "/>
</bind>
</comp>

<comp id="2410" class="1005" name="p_ZL13weight_memory_3_addr_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="9" slack="1"/>
<pin id="2412" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_3_addr "/>
</bind>
</comp>

<comp id="2415" class="1005" name="p_ZL13weight_memory_4_addr_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="9" slack="1"/>
<pin id="2417" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_4_addr "/>
</bind>
</comp>

<comp id="2420" class="1005" name="p_ZL13weight_memory_5_addr_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="9" slack="1"/>
<pin id="2422" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_5_addr "/>
</bind>
</comp>

<comp id="2425" class="1005" name="p_ZL13weight_memory_6_addr_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="9" slack="1"/>
<pin id="2427" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_6_addr "/>
</bind>
</comp>

<comp id="2430" class="1005" name="p_ZL13weight_memory_7_addr_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="9" slack="1"/>
<pin id="2432" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_7_addr "/>
</bind>
</comp>

<comp id="2435" class="1005" name="zext_ln484_3_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="32" slack="1"/>
<pin id="2437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln484_3 "/>
</bind>
</comp>

<comp id="2440" class="1005" name="w_pkt_last_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="1" slack="1"/>
<pin id="2442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_pkt_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="401"><net_src comp="164" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="164" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="164" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="164" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="164" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="164" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="164" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="164" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="164" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="164" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="164" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="164" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="164" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="164" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="164" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="164" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="154" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="154" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="82" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="156" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="156" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="154" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="66" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="154" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="158" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="160" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="4" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="162" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="2" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="162" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="286" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="286" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="76" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="288" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="288" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="561"><net_src comp="290" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="562"><net_src comp="14" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="563"><net_src comp="16" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="564"><net_src comp="18" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="20" pin="0"/><net_sink comp="550" pin=4"/></net>

<net id="566"><net_src comp="22" pin="0"/><net_sink comp="550" pin=5"/></net>

<net id="567"><net_src comp="24" pin="0"/><net_sink comp="550" pin=6"/></net>

<net id="568"><net_src comp="26" pin="0"/><net_sink comp="550" pin=7"/></net>

<net id="569"><net_src comp="170" pin="0"/><net_sink comp="550" pin=8"/></net>

<net id="580"><net_src comp="292" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="581"><net_src comp="14" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="16" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="18" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="584"><net_src comp="20" pin="0"/><net_sink comp="570" pin=4"/></net>

<net id="585"><net_src comp="22" pin="0"/><net_sink comp="570" pin=5"/></net>

<net id="586"><net_src comp="24" pin="0"/><net_sink comp="570" pin=6"/></net>

<net id="587"><net_src comp="26" pin="0"/><net_sink comp="570" pin=7"/></net>

<net id="599"><net_src comp="302" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="28" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="602"><net_src comp="32" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="588" pin=4"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="588" pin=5"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="588" pin=6"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="588" pin=7"/></net>

<net id="607"><net_src comp="170" pin="0"/><net_sink comp="588" pin=8"/></net>

<net id="613"><net_src comp="286" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="72" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="588" pin="9"/><net_sink comp="608" pin=2"/></net>

<net id="633"><net_src comp="306" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="634"><net_src comp="28" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="635"><net_src comp="30" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="636"><net_src comp="32" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="637"><net_src comp="34" pin="0"/><net_sink comp="616" pin=4"/></net>

<net id="638"><net_src comp="36" pin="0"/><net_sink comp="616" pin=5"/></net>

<net id="639"><net_src comp="38" pin="0"/><net_sink comp="616" pin=6"/></net>

<net id="640"><net_src comp="40" pin="0"/><net_sink comp="616" pin=7"/></net>

<net id="641"><net_src comp="308" pin="0"/><net_sink comp="616" pin=9"/></net>

<net id="642"><net_src comp="308" pin="0"/><net_sink comp="616" pin=10"/></net>

<net id="643"><net_src comp="252" pin="0"/><net_sink comp="616" pin=11"/></net>

<net id="644"><net_src comp="278" pin="0"/><net_sink comp="616" pin=12"/></net>

<net id="645"><net_src comp="252" pin="0"/><net_sink comp="616" pin=13"/></net>

<net id="646"><net_src comp="252" pin="0"/><net_sink comp="616" pin=14"/></net>

<net id="658"><net_src comp="302" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="659"><net_src comp="42" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="660"><net_src comp="44" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="661"><net_src comp="46" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="662"><net_src comp="48" pin="0"/><net_sink comp="647" pin=4"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="647" pin=5"/></net>

<net id="664"><net_src comp="52" pin="0"/><net_sink comp="647" pin=6"/></net>

<net id="665"><net_src comp="54" pin="0"/><net_sink comp="647" pin=7"/></net>

<net id="666"><net_src comp="170" pin="0"/><net_sink comp="647" pin=8"/></net>

<net id="684"><net_src comp="306" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="685"><net_src comp="42" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="686"><net_src comp="44" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="687"><net_src comp="46" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="688"><net_src comp="48" pin="0"/><net_sink comp="667" pin=4"/></net>

<net id="689"><net_src comp="50" pin="0"/><net_sink comp="667" pin=5"/></net>

<net id="690"><net_src comp="52" pin="0"/><net_sink comp="667" pin=6"/></net>

<net id="691"><net_src comp="54" pin="0"/><net_sink comp="667" pin=7"/></net>

<net id="692"><net_src comp="308" pin="0"/><net_sink comp="667" pin=9"/></net>

<net id="693"><net_src comp="308" pin="0"/><net_sink comp="667" pin=10"/></net>

<net id="694"><net_src comp="252" pin="0"/><net_sink comp="667" pin=11"/></net>

<net id="695"><net_src comp="252" pin="0"/><net_sink comp="667" pin=13"/></net>

<net id="696"><net_src comp="252" pin="0"/><net_sink comp="667" pin=14"/></net>

<net id="702"><net_src comp="356" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="148" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="170" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="710"><net_src comp="360" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="6" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="360" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="8" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="360" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="12" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="362" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="732"><net_src comp="286" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="58" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="739"><net_src comp="366" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="60" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="366" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="62" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="360" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="10" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="132" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="322" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="767"><net_src comp="134" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="322" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="136" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="322" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="138" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="322" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="788"><net_src comp="140" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="322" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="142" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="322" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="144" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="322" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="146" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="322" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="755" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="822"><net_src comp="762" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="828"><net_src comp="769" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="834"><net_src comp="776" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="840"><net_src comp="783" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="846"><net_src comp="790" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="852"><net_src comp="797" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="858"><net_src comp="804" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="278" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="252" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="870"><net_src comp="859" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="859" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="872"><net_src comp="864" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="876"><net_src comp="190" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="883"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="877" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="888"><net_src comp="190" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="252" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="909"><net_src comp="278" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="896" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="896" pin="1"/><net_sink comp="901" pin=4"/></net>

<net id="912"><net_src comp="901" pin="6"/><net_sink comp="896" pin=0"/></net>

<net id="916"><net_src comp="300" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="926"><net_src comp="913" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="913" pin="1"/><net_sink comp="918" pin=4"/></net>

<net id="928"><net_src comp="918" pin="6"/><net_sink comp="913" pin=0"/></net>

<net id="932"><net_src comp="300" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="942"><net_src comp="929" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="929" pin="1"/><net_sink comp="934" pin=4"/></net>

<net id="944"><net_src comp="934" pin="6"/><net_sink comp="929" pin=0"/></net>

<net id="956"><net_src comp="278" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="960"><net_src comp="190" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="969"><net_src comp="957" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="957" pin="1"/><net_sink comp="961" pin=4"/></net>

<net id="974"><net_src comp="971" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="983"><net_src comp="975" pin="6"/><net_sink comp="971" pin=0"/></net>

<net id="993"><net_src comp="354" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="1013"><net_src comp="280" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1014"><net_src comp="92" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1015"><net_src comp="94" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1016"><net_src comp="96" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1017"><net_src comp="98" pin="0"/><net_sink comp="994" pin=4"/></net>

<net id="1018"><net_src comp="100" pin="0"/><net_sink comp="994" pin=5"/></net>

<net id="1019"><net_src comp="102" pin="0"/><net_sink comp="994" pin=6"/></net>

<net id="1020"><net_src comp="104" pin="0"/><net_sink comp="994" pin=7"/></net>

<net id="1021"><net_src comp="106" pin="0"/><net_sink comp="994" pin=8"/></net>

<net id="1022"><net_src comp="108" pin="0"/><net_sink comp="994" pin=9"/></net>

<net id="1023"><net_src comp="110" pin="0"/><net_sink comp="994" pin=10"/></net>

<net id="1024"><net_src comp="112" pin="0"/><net_sink comp="994" pin=11"/></net>

<net id="1025"><net_src comp="114" pin="0"/><net_sink comp="994" pin=12"/></net>

<net id="1026"><net_src comp="116" pin="0"/><net_sink comp="994" pin=13"/></net>

<net id="1027"><net_src comp="118" pin="0"/><net_sink comp="994" pin=14"/></net>

<net id="1028"><net_src comp="120" pin="0"/><net_sink comp="994" pin=15"/></net>

<net id="1029"><net_src comp="122" pin="0"/><net_sink comp="994" pin=16"/></net>

<net id="1037"><net_src comp="282" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="124" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="126" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1040"><net_src comp="128" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1041"><net_src comp="130" pin="0"/><net_sink comp="1030" pin=4"/></net>

<net id="1053"><net_src comp="284" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1054"><net_src comp="132" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1055"><net_src comp="134" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1056"><net_src comp="136" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1057"><net_src comp="138" pin="0"/><net_sink comp="1042" pin=4"/></net>

<net id="1058"><net_src comp="140" pin="0"/><net_sink comp="1042" pin=5"/></net>

<net id="1059"><net_src comp="142" pin="0"/><net_sink comp="1042" pin=6"/></net>

<net id="1060"><net_src comp="144" pin="0"/><net_sink comp="1042" pin=7"/></net>

<net id="1061"><net_src comp="146" pin="0"/><net_sink comp="1042" pin=8"/></net>

<net id="1089"><net_src comp="298" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1090"><net_src comp="877" pin="4"/><net_sink comp="1062" pin=2"/></net>

<net id="1091"><net_src comp="92" pin="0"/><net_sink comp="1062" pin=8"/></net>

<net id="1092"><net_src comp="94" pin="0"/><net_sink comp="1062" pin=9"/></net>

<net id="1093"><net_src comp="96" pin="0"/><net_sink comp="1062" pin=10"/></net>

<net id="1094"><net_src comp="98" pin="0"/><net_sink comp="1062" pin=11"/></net>

<net id="1095"><net_src comp="100" pin="0"/><net_sink comp="1062" pin=12"/></net>

<net id="1096"><net_src comp="102" pin="0"/><net_sink comp="1062" pin=13"/></net>

<net id="1097"><net_src comp="104" pin="0"/><net_sink comp="1062" pin=14"/></net>

<net id="1098"><net_src comp="106" pin="0"/><net_sink comp="1062" pin=15"/></net>

<net id="1099"><net_src comp="122" pin="0"/><net_sink comp="1062" pin=16"/></net>

<net id="1100"><net_src comp="120" pin="0"/><net_sink comp="1062" pin=17"/></net>

<net id="1101"><net_src comp="118" pin="0"/><net_sink comp="1062" pin=18"/></net>

<net id="1102"><net_src comp="116" pin="0"/><net_sink comp="1062" pin=19"/></net>

<net id="1103"><net_src comp="114" pin="0"/><net_sink comp="1062" pin=20"/></net>

<net id="1104"><net_src comp="112" pin="0"/><net_sink comp="1062" pin=21"/></net>

<net id="1105"><net_src comp="110" pin="0"/><net_sink comp="1062" pin=22"/></net>

<net id="1106"><net_src comp="108" pin="0"/><net_sink comp="1062" pin=23"/></net>

<net id="1107"><net_src comp="148" pin="0"/><net_sink comp="1062" pin=24"/></net>

<net id="1135"><net_src comp="310" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1136"><net_src comp="873" pin="1"/><net_sink comp="1108" pin=2"/></net>

<net id="1137"><net_src comp="108" pin="0"/><net_sink comp="1108" pin=8"/></net>

<net id="1138"><net_src comp="110" pin="0"/><net_sink comp="1108" pin=9"/></net>

<net id="1139"><net_src comp="112" pin="0"/><net_sink comp="1108" pin=10"/></net>

<net id="1140"><net_src comp="114" pin="0"/><net_sink comp="1108" pin=11"/></net>

<net id="1141"><net_src comp="116" pin="0"/><net_sink comp="1108" pin=12"/></net>

<net id="1142"><net_src comp="118" pin="0"/><net_sink comp="1108" pin=13"/></net>

<net id="1143"><net_src comp="120" pin="0"/><net_sink comp="1108" pin=14"/></net>

<net id="1144"><net_src comp="122" pin="0"/><net_sink comp="1108" pin=15"/></net>

<net id="1145"><net_src comp="106" pin="0"/><net_sink comp="1108" pin=16"/></net>

<net id="1146"><net_src comp="104" pin="0"/><net_sink comp="1108" pin=17"/></net>

<net id="1147"><net_src comp="102" pin="0"/><net_sink comp="1108" pin=18"/></net>

<net id="1148"><net_src comp="100" pin="0"/><net_sink comp="1108" pin=19"/></net>

<net id="1149"><net_src comp="98" pin="0"/><net_sink comp="1108" pin=20"/></net>

<net id="1150"><net_src comp="96" pin="0"/><net_sink comp="1108" pin=21"/></net>

<net id="1151"><net_src comp="94" pin="0"/><net_sink comp="1108" pin=22"/></net>

<net id="1152"><net_src comp="92" pin="0"/><net_sink comp="1108" pin=23"/></net>

<net id="1153"><net_src comp="148" pin="0"/><net_sink comp="1108" pin=24"/></net>

<net id="1174"><net_src comp="312" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1175"><net_src comp="148" pin="0"/><net_sink comp="1154" pin=5"/></net>

<net id="1176"><net_src comp="132" pin="0"/><net_sink comp="1154" pin=6"/></net>

<net id="1177"><net_src comp="134" pin="0"/><net_sink comp="1154" pin=7"/></net>

<net id="1178"><net_src comp="136" pin="0"/><net_sink comp="1154" pin=8"/></net>

<net id="1179"><net_src comp="138" pin="0"/><net_sink comp="1154" pin=9"/></net>

<net id="1180"><net_src comp="140" pin="0"/><net_sink comp="1154" pin=10"/></net>

<net id="1181"><net_src comp="142" pin="0"/><net_sink comp="1154" pin=11"/></net>

<net id="1182"><net_src comp="144" pin="0"/><net_sink comp="1154" pin=12"/></net>

<net id="1183"><net_src comp="146" pin="0"/><net_sink comp="1154" pin=13"/></net>

<net id="1184"><net_src comp="124" pin="0"/><net_sink comp="1154" pin=14"/></net>

<net id="1185"><net_src comp="126" pin="0"/><net_sink comp="1154" pin=15"/></net>

<net id="1186"><net_src comp="128" pin="0"/><net_sink comp="1154" pin=16"/></net>

<net id="1187"><net_src comp="130" pin="0"/><net_sink comp="1154" pin=17"/></net>

<net id="1205"><net_src comp="314" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1206"><net_src comp="124" pin="0"/><net_sink comp="1188" pin=3"/></net>

<net id="1207"><net_src comp="126" pin="0"/><net_sink comp="1188" pin=4"/></net>

<net id="1208"><net_src comp="128" pin="0"/><net_sink comp="1188" pin=5"/></net>

<net id="1209"><net_src comp="130" pin="0"/><net_sink comp="1188" pin=6"/></net>

<net id="1210"><net_src comp="132" pin="0"/><net_sink comp="1188" pin=7"/></net>

<net id="1211"><net_src comp="134" pin="0"/><net_sink comp="1188" pin=8"/></net>

<net id="1212"><net_src comp="136" pin="0"/><net_sink comp="1188" pin=9"/></net>

<net id="1213"><net_src comp="138" pin="0"/><net_sink comp="1188" pin=10"/></net>

<net id="1214"><net_src comp="140" pin="0"/><net_sink comp="1188" pin=11"/></net>

<net id="1215"><net_src comp="142" pin="0"/><net_sink comp="1188" pin=12"/></net>

<net id="1216"><net_src comp="144" pin="0"/><net_sink comp="1188" pin=13"/></net>

<net id="1217"><net_src comp="146" pin="0"/><net_sink comp="1188" pin=14"/></net>

<net id="1226"><net_src comp="316" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1227"><net_src comp="124" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1228"><net_src comp="126" pin="0"/><net_sink comp="1218" pin=3"/></net>

<net id="1229"><net_src comp="128" pin="0"/><net_sink comp="1218" pin=4"/></net>

<net id="1230"><net_src comp="130" pin="0"/><net_sink comp="1218" pin=5"/></net>

<net id="1243"><net_src comp="364" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1244"><net_src comp="132" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1245"><net_src comp="134" pin="0"/><net_sink comp="1231" pin=3"/></net>

<net id="1246"><net_src comp="136" pin="0"/><net_sink comp="1231" pin=4"/></net>

<net id="1247"><net_src comp="138" pin="0"/><net_sink comp="1231" pin=5"/></net>

<net id="1248"><net_src comp="140" pin="0"/><net_sink comp="1231" pin=6"/></net>

<net id="1249"><net_src comp="142" pin="0"/><net_sink comp="1231" pin=7"/></net>

<net id="1250"><net_src comp="144" pin="0"/><net_sink comp="1231" pin=8"/></net>

<net id="1251"><net_src comp="146" pin="0"/><net_sink comp="1231" pin=9"/></net>

<net id="1265"><net_src comp="368" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1266"><net_src comp="132" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1267"><net_src comp="134" pin="0"/><net_sink comp="1252" pin=4"/></net>

<net id="1268"><net_src comp="136" pin="0"/><net_sink comp="1252" pin=5"/></net>

<net id="1269"><net_src comp="138" pin="0"/><net_sink comp="1252" pin=6"/></net>

<net id="1270"><net_src comp="140" pin="0"/><net_sink comp="1252" pin=7"/></net>

<net id="1271"><net_src comp="142" pin="0"/><net_sink comp="1252" pin=8"/></net>

<net id="1272"><net_src comp="144" pin="0"/><net_sink comp="1252" pin=9"/></net>

<net id="1273"><net_src comp="146" pin="0"/><net_sink comp="1252" pin=10"/></net>

<net id="1287"><net_src comp="370" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1288"><net_src comp="132" pin="0"/><net_sink comp="1274" pin=3"/></net>

<net id="1289"><net_src comp="134" pin="0"/><net_sink comp="1274" pin=4"/></net>

<net id="1290"><net_src comp="136" pin="0"/><net_sink comp="1274" pin=5"/></net>

<net id="1291"><net_src comp="138" pin="0"/><net_sink comp="1274" pin=6"/></net>

<net id="1292"><net_src comp="140" pin="0"/><net_sink comp="1274" pin=7"/></net>

<net id="1293"><net_src comp="142" pin="0"/><net_sink comp="1274" pin=8"/></net>

<net id="1294"><net_src comp="144" pin="0"/><net_sink comp="1274" pin=9"/></net>

<net id="1295"><net_src comp="146" pin="0"/><net_sink comp="1274" pin=10"/></net>

<net id="1309"><net_src comp="372" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1310"><net_src comp="132" pin="0"/><net_sink comp="1296" pin=3"/></net>

<net id="1311"><net_src comp="134" pin="0"/><net_sink comp="1296" pin=4"/></net>

<net id="1312"><net_src comp="136" pin="0"/><net_sink comp="1296" pin=5"/></net>

<net id="1313"><net_src comp="138" pin="0"/><net_sink comp="1296" pin=6"/></net>

<net id="1314"><net_src comp="140" pin="0"/><net_sink comp="1296" pin=7"/></net>

<net id="1315"><net_src comp="142" pin="0"/><net_sink comp="1296" pin=8"/></net>

<net id="1316"><net_src comp="144" pin="0"/><net_sink comp="1296" pin=9"/></net>

<net id="1317"><net_src comp="146" pin="0"/><net_sink comp="1296" pin=10"/></net>

<net id="1331"><net_src comp="374" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1332"><net_src comp="132" pin="0"/><net_sink comp="1318" pin=3"/></net>

<net id="1333"><net_src comp="134" pin="0"/><net_sink comp="1318" pin=4"/></net>

<net id="1334"><net_src comp="136" pin="0"/><net_sink comp="1318" pin=5"/></net>

<net id="1335"><net_src comp="138" pin="0"/><net_sink comp="1318" pin=6"/></net>

<net id="1336"><net_src comp="140" pin="0"/><net_sink comp="1318" pin=7"/></net>

<net id="1337"><net_src comp="142" pin="0"/><net_sink comp="1318" pin=8"/></net>

<net id="1338"><net_src comp="144" pin="0"/><net_sink comp="1318" pin=9"/></net>

<net id="1339"><net_src comp="146" pin="0"/><net_sink comp="1318" pin=10"/></net>

<net id="1353"><net_src comp="376" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1354"><net_src comp="132" pin="0"/><net_sink comp="1340" pin=3"/></net>

<net id="1355"><net_src comp="134" pin="0"/><net_sink comp="1340" pin=4"/></net>

<net id="1356"><net_src comp="136" pin="0"/><net_sink comp="1340" pin=5"/></net>

<net id="1357"><net_src comp="138" pin="0"/><net_sink comp="1340" pin=6"/></net>

<net id="1358"><net_src comp="140" pin="0"/><net_sink comp="1340" pin=7"/></net>

<net id="1359"><net_src comp="142" pin="0"/><net_sink comp="1340" pin=8"/></net>

<net id="1360"><net_src comp="144" pin="0"/><net_sink comp="1340" pin=9"/></net>

<net id="1361"><net_src comp="146" pin="0"/><net_sink comp="1340" pin=10"/></net>

<net id="1375"><net_src comp="378" pin="0"/><net_sink comp="1362" pin=0"/></net>

<net id="1376"><net_src comp="132" pin="0"/><net_sink comp="1362" pin=3"/></net>

<net id="1377"><net_src comp="134" pin="0"/><net_sink comp="1362" pin=4"/></net>

<net id="1378"><net_src comp="136" pin="0"/><net_sink comp="1362" pin=5"/></net>

<net id="1379"><net_src comp="138" pin="0"/><net_sink comp="1362" pin=6"/></net>

<net id="1380"><net_src comp="140" pin="0"/><net_sink comp="1362" pin=7"/></net>

<net id="1381"><net_src comp="142" pin="0"/><net_sink comp="1362" pin=8"/></net>

<net id="1382"><net_src comp="144" pin="0"/><net_sink comp="1362" pin=9"/></net>

<net id="1383"><net_src comp="146" pin="0"/><net_sink comp="1362" pin=10"/></net>

<net id="1397"><net_src comp="380" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1398"><net_src comp="132" pin="0"/><net_sink comp="1384" pin=3"/></net>

<net id="1399"><net_src comp="134" pin="0"/><net_sink comp="1384" pin=4"/></net>

<net id="1400"><net_src comp="136" pin="0"/><net_sink comp="1384" pin=5"/></net>

<net id="1401"><net_src comp="138" pin="0"/><net_sink comp="1384" pin=6"/></net>

<net id="1402"><net_src comp="140" pin="0"/><net_sink comp="1384" pin=7"/></net>

<net id="1403"><net_src comp="142" pin="0"/><net_sink comp="1384" pin=8"/></net>

<net id="1404"><net_src comp="144" pin="0"/><net_sink comp="1384" pin=9"/></net>

<net id="1405"><net_src comp="146" pin="0"/><net_sink comp="1384" pin=10"/></net>

<net id="1419"><net_src comp="382" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1420"><net_src comp="132" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1421"><net_src comp="134" pin="0"/><net_sink comp="1406" pin=4"/></net>

<net id="1422"><net_src comp="136" pin="0"/><net_sink comp="1406" pin=5"/></net>

<net id="1423"><net_src comp="138" pin="0"/><net_sink comp="1406" pin=6"/></net>

<net id="1424"><net_src comp="140" pin="0"/><net_sink comp="1406" pin=7"/></net>

<net id="1425"><net_src comp="142" pin="0"/><net_sink comp="1406" pin=8"/></net>

<net id="1426"><net_src comp="144" pin="0"/><net_sink comp="1406" pin=9"/></net>

<net id="1427"><net_src comp="146" pin="0"/><net_sink comp="1406" pin=10"/></net>

<net id="1441"><net_src comp="384" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1442"><net_src comp="132" pin="0"/><net_sink comp="1428" pin=3"/></net>

<net id="1443"><net_src comp="134" pin="0"/><net_sink comp="1428" pin=4"/></net>

<net id="1444"><net_src comp="136" pin="0"/><net_sink comp="1428" pin=5"/></net>

<net id="1445"><net_src comp="138" pin="0"/><net_sink comp="1428" pin=6"/></net>

<net id="1446"><net_src comp="140" pin="0"/><net_sink comp="1428" pin=7"/></net>

<net id="1447"><net_src comp="142" pin="0"/><net_sink comp="1428" pin=8"/></net>

<net id="1448"><net_src comp="144" pin="0"/><net_sink comp="1428" pin=9"/></net>

<net id="1449"><net_src comp="146" pin="0"/><net_sink comp="1428" pin=10"/></net>

<net id="1463"><net_src comp="386" pin="0"/><net_sink comp="1450" pin=0"/></net>

<net id="1464"><net_src comp="132" pin="0"/><net_sink comp="1450" pin=3"/></net>

<net id="1465"><net_src comp="134" pin="0"/><net_sink comp="1450" pin=4"/></net>

<net id="1466"><net_src comp="136" pin="0"/><net_sink comp="1450" pin=5"/></net>

<net id="1467"><net_src comp="138" pin="0"/><net_sink comp="1450" pin=6"/></net>

<net id="1468"><net_src comp="140" pin="0"/><net_sink comp="1450" pin=7"/></net>

<net id="1469"><net_src comp="142" pin="0"/><net_sink comp="1450" pin=8"/></net>

<net id="1470"><net_src comp="144" pin="0"/><net_sink comp="1450" pin=9"/></net>

<net id="1471"><net_src comp="146" pin="0"/><net_sink comp="1450" pin=10"/></net>

<net id="1485"><net_src comp="388" pin="0"/><net_sink comp="1472" pin=0"/></net>

<net id="1486"><net_src comp="132" pin="0"/><net_sink comp="1472" pin=3"/></net>

<net id="1487"><net_src comp="134" pin="0"/><net_sink comp="1472" pin=4"/></net>

<net id="1488"><net_src comp="136" pin="0"/><net_sink comp="1472" pin=5"/></net>

<net id="1489"><net_src comp="138" pin="0"/><net_sink comp="1472" pin=6"/></net>

<net id="1490"><net_src comp="140" pin="0"/><net_sink comp="1472" pin=7"/></net>

<net id="1491"><net_src comp="142" pin="0"/><net_sink comp="1472" pin=8"/></net>

<net id="1492"><net_src comp="144" pin="0"/><net_sink comp="1472" pin=9"/></net>

<net id="1493"><net_src comp="146" pin="0"/><net_sink comp="1472" pin=10"/></net>

<net id="1507"><net_src comp="390" pin="0"/><net_sink comp="1494" pin=0"/></net>

<net id="1508"><net_src comp="132" pin="0"/><net_sink comp="1494" pin=3"/></net>

<net id="1509"><net_src comp="134" pin="0"/><net_sink comp="1494" pin=4"/></net>

<net id="1510"><net_src comp="136" pin="0"/><net_sink comp="1494" pin=5"/></net>

<net id="1511"><net_src comp="138" pin="0"/><net_sink comp="1494" pin=6"/></net>

<net id="1512"><net_src comp="140" pin="0"/><net_sink comp="1494" pin=7"/></net>

<net id="1513"><net_src comp="142" pin="0"/><net_sink comp="1494" pin=8"/></net>

<net id="1514"><net_src comp="144" pin="0"/><net_sink comp="1494" pin=9"/></net>

<net id="1515"><net_src comp="146" pin="0"/><net_sink comp="1494" pin=10"/></net>

<net id="1529"><net_src comp="392" pin="0"/><net_sink comp="1516" pin=0"/></net>

<net id="1530"><net_src comp="132" pin="0"/><net_sink comp="1516" pin=3"/></net>

<net id="1531"><net_src comp="134" pin="0"/><net_sink comp="1516" pin=4"/></net>

<net id="1532"><net_src comp="136" pin="0"/><net_sink comp="1516" pin=5"/></net>

<net id="1533"><net_src comp="138" pin="0"/><net_sink comp="1516" pin=6"/></net>

<net id="1534"><net_src comp="140" pin="0"/><net_sink comp="1516" pin=7"/></net>

<net id="1535"><net_src comp="142" pin="0"/><net_sink comp="1516" pin=8"/></net>

<net id="1536"><net_src comp="144" pin="0"/><net_sink comp="1516" pin=9"/></net>

<net id="1537"><net_src comp="146" pin="0"/><net_sink comp="1516" pin=10"/></net>

<net id="1551"><net_src comp="394" pin="0"/><net_sink comp="1538" pin=0"/></net>

<net id="1552"><net_src comp="132" pin="0"/><net_sink comp="1538" pin=3"/></net>

<net id="1553"><net_src comp="134" pin="0"/><net_sink comp="1538" pin=4"/></net>

<net id="1554"><net_src comp="136" pin="0"/><net_sink comp="1538" pin=5"/></net>

<net id="1555"><net_src comp="138" pin="0"/><net_sink comp="1538" pin=6"/></net>

<net id="1556"><net_src comp="140" pin="0"/><net_sink comp="1538" pin=7"/></net>

<net id="1557"><net_src comp="142" pin="0"/><net_sink comp="1538" pin=8"/></net>

<net id="1558"><net_src comp="144" pin="0"/><net_sink comp="1538" pin=9"/></net>

<net id="1559"><net_src comp="146" pin="0"/><net_sink comp="1538" pin=10"/></net>

<net id="1573"><net_src comp="396" pin="0"/><net_sink comp="1560" pin=0"/></net>

<net id="1574"><net_src comp="132" pin="0"/><net_sink comp="1560" pin=3"/></net>

<net id="1575"><net_src comp="134" pin="0"/><net_sink comp="1560" pin=4"/></net>

<net id="1576"><net_src comp="136" pin="0"/><net_sink comp="1560" pin=5"/></net>

<net id="1577"><net_src comp="138" pin="0"/><net_sink comp="1560" pin=6"/></net>

<net id="1578"><net_src comp="140" pin="0"/><net_sink comp="1560" pin=7"/></net>

<net id="1579"><net_src comp="142" pin="0"/><net_sink comp="1560" pin=8"/></net>

<net id="1580"><net_src comp="144" pin="0"/><net_sink comp="1560" pin=9"/></net>

<net id="1581"><net_src comp="146" pin="0"/><net_sink comp="1560" pin=10"/></net>

<net id="1585"><net_src comp="504" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1591"><net_src comp="220" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1592"><net_src comp="504" pin="2"/><net_sink comp="1586" pin=1"/></net>

<net id="1593"><net_src comp="222" pin="0"/><net_sink comp="1586" pin=2"/></net>

<net id="1600"><net_src comp="224" pin="0"/><net_sink comp="1594" pin=0"/></net>

<net id="1601"><net_src comp="504" pin="2"/><net_sink comp="1594" pin=1"/></net>

<net id="1602"><net_src comp="226" pin="0"/><net_sink comp="1594" pin=2"/></net>

<net id="1603"><net_src comp="228" pin="0"/><net_sink comp="1594" pin=3"/></net>

<net id="1610"><net_src comp="224" pin="0"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="504" pin="2"/><net_sink comp="1604" pin=1"/></net>

<net id="1612"><net_src comp="230" pin="0"/><net_sink comp="1604" pin=2"/></net>

<net id="1613"><net_src comp="232" pin="0"/><net_sink comp="1604" pin=3"/></net>

<net id="1619"><net_src comp="220" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1620"><net_src comp="504" pin="2"/><net_sink comp="1614" pin=1"/></net>

<net id="1621"><net_src comp="234" pin="0"/><net_sink comp="1614" pin=2"/></net>

<net id="1627"><net_src comp="220" pin="0"/><net_sink comp="1622" pin=0"/></net>

<net id="1628"><net_src comp="504" pin="2"/><net_sink comp="1622" pin=1"/></net>

<net id="1629"><net_src comp="236" pin="0"/><net_sink comp="1622" pin=2"/></net>

<net id="1635"><net_src comp="238" pin="0"/><net_sink comp="1630" pin=0"/></net>

<net id="1636"><net_src comp="504" pin="2"/><net_sink comp="1630" pin=1"/></net>

<net id="1637"><net_src comp="240" pin="0"/><net_sink comp="1630" pin=2"/></net>

<net id="1643"><net_src comp="220" pin="0"/><net_sink comp="1638" pin=0"/></net>

<net id="1644"><net_src comp="504" pin="2"/><net_sink comp="1638" pin=1"/></net>

<net id="1645"><net_src comp="242" pin="0"/><net_sink comp="1638" pin=2"/></net>

<net id="1649"><net_src comp="516" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1655"><net_src comp="256" pin="0"/><net_sink comp="1650" pin=0"/></net>

<net id="1656"><net_src comp="516" pin="2"/><net_sink comp="1650" pin=1"/></net>

<net id="1657"><net_src comp="170" pin="0"/><net_sink comp="1650" pin=2"/></net>

<net id="1663"><net_src comp="256" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1664"><net_src comp="516" pin="2"/><net_sink comp="1658" pin=1"/></net>

<net id="1665"><net_src comp="258" pin="0"/><net_sink comp="1658" pin=2"/></net>

<net id="1671"><net_src comp="256" pin="0"/><net_sink comp="1666" pin=0"/></net>

<net id="1672"><net_src comp="516" pin="2"/><net_sink comp="1666" pin=1"/></net>

<net id="1673"><net_src comp="260" pin="0"/><net_sink comp="1666" pin=2"/></net>

<net id="1679"><net_src comp="256" pin="0"/><net_sink comp="1674" pin=0"/></net>

<net id="1680"><net_src comp="516" pin="2"/><net_sink comp="1674" pin=1"/></net>

<net id="1681"><net_src comp="262" pin="0"/><net_sink comp="1674" pin=2"/></net>

<net id="1687"><net_src comp="256" pin="0"/><net_sink comp="1682" pin=0"/></net>

<net id="1688"><net_src comp="516" pin="2"/><net_sink comp="1682" pin=1"/></net>

<net id="1689"><net_src comp="264" pin="0"/><net_sink comp="1682" pin=2"/></net>

<net id="1693"><net_src comp="510" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1699"><net_src comp="266" pin="0"/><net_sink comp="1694" pin=0"/></net>

<net id="1700"><net_src comp="510" pin="2"/><net_sink comp="1694" pin=1"/></net>

<net id="1701"><net_src comp="268" pin="0"/><net_sink comp="1694" pin=2"/></net>

<net id="1705"><net_src comp="86" pin="0"/><net_sink comp="1702" pin=0"/></net>

<net id="1709"><net_src comp="88" pin="0"/><net_sink comp="1706" pin=0"/></net>

<net id="1713"><net_src comp="90" pin="0"/><net_sink comp="1710" pin=0"/></net>

<net id="1718"><net_src comp="1702" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1719"><net_src comp="278" pin="0"/><net_sink comp="1714" pin=1"/></net>

<net id="1724"><net_src comp="1650" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1725"><net_src comp="1714" pin="2"/><net_sink comp="1720" pin=1"/></net>

<net id="1730"><net_src comp="278" pin="0"/><net_sink comp="1726" pin=0"/></net>

<net id="1731"><net_src comp="86" pin="0"/><net_sink comp="1726" pin=1"/></net>

<net id="1740"><net_src comp="864" pin="4"/><net_sink comp="1736" pin=1"/></net>

<net id="1746"><net_src comp="190" pin="0"/><net_sink comp="1741" pin=1"/></net>

<net id="1747"><net_src comp="889" pin="4"/><net_sink comp="1741" pin=2"/></net>

<net id="1751"><net_src comp="570" pin="8"/><net_sink comp="1748" pin=0"/></net>

<net id="1755"><net_src comp="1748" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1762"><net_src comp="294" pin="0"/><net_sink comp="1757" pin=0"/></net>

<net id="1763"><net_src comp="1748" pin="1"/><net_sink comp="1757" pin=1"/></net>

<net id="1764"><net_src comp="296" pin="0"/><net_sink comp="1757" pin=2"/></net>

<net id="1769"><net_src comp="170" pin="0"/><net_sink comp="1765" pin=1"/></net>

<net id="1770"><net_src comp="1765" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="1771"><net_src comp="1765" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="1776"><net_src comp="961" pin="6"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="90" pin="0"/><net_sink comp="1772" pin=1"/></net>

<net id="1781"><net_src comp="873" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1788"><net_src comp="304" pin="0"/><net_sink comp="1782" pin=0"/></net>

<net id="1789"><net_src comp="1778" pin="1"/><net_sink comp="1782" pin=1"/></net>

<net id="1790"><net_src comp="1782" pin="4"/><net_sink comp="616" pin=8"/></net>

<net id="1796"><net_src comp="300" pin="0"/><net_sink comp="1791" pin=2"/></net>

<net id="1797"><net_src comp="1791" pin="3"/><net_sink comp="1154" pin=4"/></net>

<net id="1805"><net_src comp="150" pin="0"/><net_sink comp="1802" pin=0"/></net>

<net id="1809"><net_src comp="152" pin="0"/><net_sink comp="1806" pin=0"/></net>

<net id="1813"><net_src comp="1806" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1820"><net_src comp="318" pin="0"/><net_sink comp="1814" pin=0"/></net>

<net id="1821"><net_src comp="1806" pin="1"/><net_sink comp="1814" pin=1"/></net>

<net id="1822"><net_src comp="260" pin="0"/><net_sink comp="1814" pin=2"/></net>

<net id="1823"><net_src comp="264" pin="0"/><net_sink comp="1814" pin=3"/></net>

<net id="1829"><net_src comp="320" pin="0"/><net_sink comp="1824" pin=0"/></net>

<net id="1830"><net_src comp="1802" pin="1"/><net_sink comp="1824" pin=1"/></net>

<net id="1831"><net_src comp="1814" pin="4"/><net_sink comp="1824" pin=2"/></net>

<net id="1835"><net_src comp="1824" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1837"><net_src comp="1832" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1838"><net_src comp="1832" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1839"><net_src comp="1832" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1840"><net_src comp="1832" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="1841"><net_src comp="1832" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="1842"><net_src comp="1832" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1843"><net_src comp="1832" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1871"><net_src comp="324" pin="0"/><net_sink comp="1850" pin=0"/></net>

<net id="1872"><net_src comp="326" pin="0"/><net_sink comp="1850" pin=1"/></net>

<net id="1873"><net_src comp="811" pin="3"/><net_sink comp="1850" pin=2"/></net>

<net id="1874"><net_src comp="328" pin="0"/><net_sink comp="1850" pin=3"/></net>

<net id="1875"><net_src comp="817" pin="3"/><net_sink comp="1850" pin=4"/></net>

<net id="1876"><net_src comp="330" pin="0"/><net_sink comp="1850" pin=5"/></net>

<net id="1877"><net_src comp="823" pin="3"/><net_sink comp="1850" pin=6"/></net>

<net id="1878"><net_src comp="332" pin="0"/><net_sink comp="1850" pin=7"/></net>

<net id="1879"><net_src comp="829" pin="3"/><net_sink comp="1850" pin=8"/></net>

<net id="1880"><net_src comp="334" pin="0"/><net_sink comp="1850" pin=9"/></net>

<net id="1881"><net_src comp="835" pin="3"/><net_sink comp="1850" pin=10"/></net>

<net id="1882"><net_src comp="336" pin="0"/><net_sink comp="1850" pin=11"/></net>

<net id="1883"><net_src comp="841" pin="3"/><net_sink comp="1850" pin=12"/></net>

<net id="1884"><net_src comp="338" pin="0"/><net_sink comp="1850" pin=13"/></net>

<net id="1885"><net_src comp="847" pin="3"/><net_sink comp="1850" pin=14"/></net>

<net id="1886"><net_src comp="340" pin="0"/><net_sink comp="1850" pin=15"/></net>

<net id="1887"><net_src comp="853" pin="3"/><net_sink comp="1850" pin=16"/></net>

<net id="1888"><net_src comp="342" pin="0"/><net_sink comp="1850" pin=17"/></net>

<net id="1895"><net_src comp="344" pin="0"/><net_sink comp="1889" pin=0"/></net>

<net id="1896"><net_src comp="1850" pin="19"/><net_sink comp="1889" pin=1"/></net>

<net id="1897"><net_src comp="1847" pin="1"/><net_sink comp="1889" pin=2"/></net>

<net id="1898"><net_src comp="1844" pin="1"/><net_sink comp="1889" pin=3"/></net>

<net id="1902"><net_src comp="1889" pin="4"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="667" pin=8"/></net>

<net id="1908"><net_src comp="346" pin="0"/><net_sink comp="1904" pin=1"/></net>

<net id="1913"><net_src comp="346" pin="0"/><net_sink comp="1909" pin=1"/></net>

<net id="1918"><net_src comp="1904" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1919"><net_src comp="1909" pin="2"/><net_sink comp="1914" pin=1"/></net>

<net id="1920"><net_src comp="1914" pin="2"/><net_sink comp="667" pin=12"/></net>

<net id="1931"><net_src comp="1924" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="1932"><net_src comp="348" pin="0"/><net_sink comp="1927" pin=1"/></net>

<net id="1936"><net_src comp="1927" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="987" pin=2"/></net>

<net id="1943"><net_src comp="350" pin="0"/><net_sink comp="1938" pin=0"/></net>

<net id="1944"><net_src comp="1927" pin="2"/><net_sink comp="1938" pin=1"/></net>

<net id="1945"><net_src comp="352" pin="0"/><net_sink comp="1938" pin=2"/></net>

<net id="1950"><net_src comp="1921" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="1951"><net_src comp="348" pin="0"/><net_sink comp="1946" pin=1"/></net>

<net id="1955"><net_src comp="1946" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1961"><net_src comp="350" pin="0"/><net_sink comp="1956" pin=0"/></net>

<net id="1962"><net_src comp="1946" pin="2"/><net_sink comp="1956" pin=1"/></net>

<net id="1963"><net_src comp="352" pin="0"/><net_sink comp="1956" pin=2"/></net>

<net id="1969"><net_src comp="1956" pin="3"/><net_sink comp="1964" pin=0"/></net>

<net id="1970"><net_src comp="354" pin="0"/><net_sink comp="1964" pin=1"/></net>

<net id="1971"><net_src comp="1952" pin="1"/><net_sink comp="1964" pin=2"/></net>

<net id="1976"><net_src comp="1964" pin="3"/><net_sink comp="1972" pin=0"/></net>

<net id="1977"><net_src comp="150" pin="0"/><net_sink comp="1972" pin=1"/></net>

<net id="1982"><net_src comp="987" pin="4"/><net_sink comp="1978" pin=0"/></net>

<net id="1983"><net_src comp="152" pin="0"/><net_sink comp="1978" pin=1"/></net>

<net id="1988"><net_src comp="873" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="1989"><net_src comp="170" pin="0"/><net_sink comp="1984" pin=1"/></net>

<net id="1994"><net_src comp="859" pin="1"/><net_sink comp="1990" pin=1"/></net>

<net id="2000"><net_src comp="1984" pin="2"/><net_sink comp="1995" pin=1"/></net>

<net id="2001"><net_src comp="190" pin="0"/><net_sink comp="1995" pin=2"/></net>

<net id="2010"><net_src comp="358" pin="0"/><net_sink comp="2002" pin=0"/></net>

<net id="2011"><net_src comp="697" pin="3"/><net_sink comp="2002" pin=2"/></net>

<net id="2015"><net_src comp="2002" pin="6"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="2021"><net_src comp="1995" pin="3"/><net_sink comp="2017" pin=0"/></net>

<net id="2022"><net_src comp="88" pin="0"/><net_sink comp="2017" pin=1"/></net>

<net id="2026"><net_src comp="2023" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2030"><net_src comp="2027" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="2034"><net_src comp="2031" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="2038"><net_src comp="2035" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="2042"><net_src comp="2039" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="2046"><net_src comp="2043" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="2050"><net_src comp="2047" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="2054"><net_src comp="2051" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="2058"><net_src comp="2055" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="2062"><net_src comp="2059" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="2066"><net_src comp="2063" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="2070"><net_src comp="2067" pin="1"/><net_sink comp="1494" pin=1"/></net>

<net id="2074"><net_src comp="2071" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="2078"><net_src comp="2075" pin="1"/><net_sink comp="1538" pin=1"/></net>

<net id="2082"><net_src comp="2079" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="2089"><net_src comp="2083" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="2094"><net_src comp="462" pin="2"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="2002" pin=4"/></net>

<net id="2099"><net_src comp="468" pin="2"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="2002" pin=5"/></net>

<net id="2104"><net_src comp="474" pin="2"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="1782" pin=2"/></net>

<net id="2109"><net_src comp="480" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1782" pin=3"/></net>

<net id="2111"><net_src comp="2106" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="2115"><net_src comp="486" pin="2"/><net_sink comp="2112" pin=0"/></net>

<net id="2119"><net_src comp="492" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="2124"><net_src comp="498" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="1791" pin=1"/></net>

<net id="2126"><net_src comp="2121" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="2130"><net_src comp="398" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="1560" pin=2"/></net>

<net id="2132"><net_src comp="2127" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="2136"><net_src comp="402" pin="1"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="1538" pin=2"/></net>

<net id="2138"><net_src comp="2133" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2142"><net_src comp="406" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="1516" pin=2"/></net>

<net id="2144"><net_src comp="2139" pin="1"/><net_sink comp="2075" pin=0"/></net>

<net id="2148"><net_src comp="410" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="1494" pin=2"/></net>

<net id="2150"><net_src comp="2145" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="2154"><net_src comp="414" pin="1"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1472" pin=2"/></net>

<net id="2156"><net_src comp="2151" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2160"><net_src comp="418" pin="1"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="1450" pin=2"/></net>

<net id="2162"><net_src comp="2157" pin="1"/><net_sink comp="2063" pin=0"/></net>

<net id="2166"><net_src comp="422" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2167"><net_src comp="2163" pin="1"/><net_sink comp="1428" pin=2"/></net>

<net id="2168"><net_src comp="2163" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2172"><net_src comp="426" pin="1"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="1406" pin=2"/></net>

<net id="2174"><net_src comp="2169" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2178"><net_src comp="430" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="1384" pin=2"/></net>

<net id="2180"><net_src comp="2175" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="2184"><net_src comp="434" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1362" pin=2"/></net>

<net id="2186"><net_src comp="2181" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2190"><net_src comp="438" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="1340" pin=2"/></net>

<net id="2192"><net_src comp="2187" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2196"><net_src comp="442" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1318" pin=2"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="2039" pin=0"/></net>

<net id="2202"><net_src comp="446" pin="1"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="2204"><net_src comp="2199" pin="1"/><net_sink comp="2035" pin=0"/></net>

<net id="2208"><net_src comp="450" pin="1"/><net_sink comp="2205" pin=0"/></net>

<net id="2209"><net_src comp="2205" pin="1"/><net_sink comp="1274" pin=2"/></net>

<net id="2210"><net_src comp="2205" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="2214"><net_src comp="454" pin="1"/><net_sink comp="2211" pin=0"/></net>

<net id="2215"><net_src comp="2211" pin="1"/><net_sink comp="1252" pin=2"/></net>

<net id="2216"><net_src comp="2211" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2220"><net_src comp="458" pin="1"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="2222"><net_src comp="2217" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2226"><net_src comp="1582" pin="1"/><net_sink comp="2223" pin=0"/></net>

<net id="2227"><net_src comp="2223" pin="1"/><net_sink comp="1062" pin=3"/></net>

<net id="2228"><net_src comp="2223" pin="1"/><net_sink comp="1108" pin=3"/></net>

<net id="2232"><net_src comp="1586" pin="3"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="1062" pin=4"/></net>

<net id="2234"><net_src comp="2229" pin="1"/><net_sink comp="1108" pin=4"/></net>

<net id="2238"><net_src comp="1594" pin="4"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="1062" pin=5"/></net>

<net id="2240"><net_src comp="2235" pin="1"/><net_sink comp="1108" pin=5"/></net>

<net id="2244"><net_src comp="1604" pin="4"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="1062" pin=6"/></net>

<net id="2246"><net_src comp="2241" pin="1"/><net_sink comp="1108" pin=6"/></net>

<net id="2250"><net_src comp="1614" pin="3"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="1062" pin=7"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="1108" pin=7"/></net>

<net id="2256"><net_src comp="1622" pin="3"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="2258"><net_src comp="2253" pin="1"/><net_sink comp="1188" pin=2"/></net>

<net id="2262"><net_src comp="1630" pin="3"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="2264"><net_src comp="2259" pin="1"/><net_sink comp="1154" pin=2"/></net>

<net id="2265"><net_src comp="2259" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="2266"><net_src comp="2259" pin="1"/><net_sink comp="2002" pin=1"/></net>

<net id="2270"><net_src comp="1638" pin="3"/><net_sink comp="2267" pin=0"/></net>

<net id="2271"><net_src comp="2267" pin="1"/><net_sink comp="1154" pin=3"/></net>

<net id="2272"><net_src comp="2267" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="2276"><net_src comp="1646" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="2278"><net_src comp="2273" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="2279"><net_src comp="2273" pin="1"/><net_sink comp="1990" pin=0"/></net>

<net id="2280"><net_src comp="2273" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2284"><net_src comp="1650" pin="3"/><net_sink comp="2281" pin=0"/></net>

<net id="2285"><net_src comp="2281" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="2289"><net_src comp="1658" pin="3"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="2291"><net_src comp="2286" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="2295"><net_src comp="1666" pin="3"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="2002" pin=3"/></net>

<net id="2300"><net_src comp="1674" pin="3"/><net_sink comp="2297" pin=0"/></net>

<net id="2304"><net_src comp="1682" pin="3"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="2309"><net_src comp="1690" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="2314"><net_src comp="1694" pin="3"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="2319"><net_src comp="1702" pin="1"/><net_sink comp="2316" pin=0"/></net>

<net id="2329"><net_src comp="1720" pin="2"/><net_sink comp="2326" pin=0"/></net>

<net id="2333"><net_src comp="1732" pin="2"/><net_sink comp="2330" pin=0"/></net>

<net id="2337"><net_src comp="1736" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="948" pin=2"/></net>

<net id="2339"><net_src comp="2334" pin="1"/><net_sink comp="948" pin=4"/></net>

<net id="2343"><net_src comp="1741" pin="3"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="2345"><net_src comp="2340" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="2346"><net_src comp="2340" pin="1"/><net_sink comp="975" pin=4"/></net>

<net id="2350"><net_src comp="550" pin="9"/><net_sink comp="2347" pin=0"/></net>

<net id="2354"><net_src comp="1752" pin="1"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="2356"><net_src comp="2351" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="2360"><net_src comp="1757" pin="3"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="2365"><net_src comp="588" pin="9"/><net_sink comp="2362" pin=0"/></net>

<net id="2369"><net_src comp="1782" pin="4"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="616" pin=8"/></net>

<net id="2374"><net_src comp="1791" pin="3"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="1154" pin=4"/></net>

<net id="2379"><net_src comp="1798" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2383"><net_src comp="647" pin="9"/><net_sink comp="2380" pin=0"/></net>

<net id="2393"><net_src comp="1810" pin="1"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1850" pin=18"/></net>

<net id="2398"><net_src comp="755" pin="3"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="2403"><net_src comp="762" pin="3"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="2408"><net_src comp="769" pin="3"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="2413"><net_src comp="776" pin="3"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="2418"><net_src comp="783" pin="3"/><net_sink comp="2415" pin=0"/></net>

<net id="2419"><net_src comp="2415" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="2423"><net_src comp="790" pin="3"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="2428"><net_src comp="797" pin="3"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="2433"><net_src comp="804" pin="3"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="2438"><net_src comp="1899" pin="1"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="667" pin=8"/></net>

<net id="2443"><net_src comp="1914" pin="2"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="667" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: status_reg | {15 }
	Port: spike_count_reg | {15 }
	Port: weight_sum_reg | {47 }
	Port: version_reg | {15 }
	Port: m_axis_spikes_V_data_V | {5 6 }
	Port: m_axis_spikes_V_keep_V | {5 6 }
	Port: m_axis_spikes_V_strb_V | {5 6 }
	Port: m_axis_spikes_V_user_V | {5 6 }
	Port: m_axis_spikes_V_last_V | {5 6 }
	Port: m_axis_spikes_V_id_V | {5 6 }
	Port: m_axis_spikes_V_dest_V | {5 6 }
	Port: m_axis_weights_V_data_V | {13 15 }
	Port: m_axis_weights_V_keep_V | {13 15 }
	Port: m_axis_weights_V_strb_V | {13 15 }
	Port: m_axis_weights_V_user_V | {13 15 }
	Port: m_axis_weights_V_last_V | {13 15 }
	Port: m_axis_weights_V_id_V | {13 15 }
	Port: m_axis_weights_V_dest_V | {13 15 }
	Port: spike_in_valid | {15 }
	Port: spike_in_neuron_id | {15 }
	Port: spike_in_weight | {15 }
	Port: spike_out_ready | {5 }
	Port: snn_enable | {3 }
	Port: snn_reset | {3 }
	Port: threshold_out | {3 }
	Port: leak_rate_out | {3 }
	Port: initialized | {3 }
	Port: timestamp | {15 }
	Port: spike_counter | {5 }
	Port: p_ZL15pre_spike_times_0 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_1 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_2 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_3 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_4 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_5 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_6 | {1 2 4 5 }
	Port: p_ZL15pre_spike_times_7 | {1 2 4 5 }
	Port: p_ZL16post_spike_times_0 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_1 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_2 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_3 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_4 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_5 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_6 | {1 2 6 7 }
	Port: p_ZL16post_spike_times_7 | {1 2 6 7 }
	Port: p_ZL18eligibility_traces_0 | {1 2 8 9 12 13 }
	Port: p_ZL18eligibility_traces_1 | {1 2 8 9 12 13 }
	Port: p_ZL18eligibility_traces_2 | {1 2 8 9 12 13 }
	Port: p_ZL18eligibility_traces_3 | {1 2 8 9 12 13 }
	Port: p_ZL13weight_memory_0 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_1 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_2 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_3 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_4 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_5 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_6 | {2 3 8 9 10 11 }
	Port: p_ZL13weight_memory_7 | {2 3 8 9 10 11 }
	Port: weight_update_fifo | {4 5 6 7 }
	Port: read_row | {15 }
	Port: read_col | {15 }
 - Input state : 
	Port: snn_top_hls : ctrl_reg | {1 }
	Port: snn_top_hls : config_reg | {1 }
	Port: snn_top_hls : learning_params | {1 }
	Port: snn_top_hls : s_axis_spikes_V_data_V | {4 }
	Port: snn_top_hls : s_axis_spikes_V_keep_V | {4 }
	Port: snn_top_hls : s_axis_spikes_V_strb_V | {4 }
	Port: snn_top_hls : s_axis_spikes_V_user_V | {4 }
	Port: snn_top_hls : s_axis_spikes_V_last_V | {4 }
	Port: snn_top_hls : s_axis_spikes_V_id_V | {4 }
	Port: snn_top_hls : s_axis_spikes_V_dest_V | {4 }
	Port: snn_top_hls : reward_signal | {1 }
	Port: snn_top_hls : spike_in_ready | {1 }
	Port: snn_top_hls : spike_out_valid | {1 }
	Port: snn_top_hls : spike_out_neuron_id | {1 }
	Port: snn_top_hls : spike_out_weight | {1 }
	Port: snn_top_hls : snn_ready | {1 }
	Port: snn_top_hls : snn_busy | {1 }
	Port: snn_top_hls : initialized | {1 }
	Port: snn_top_hls : timestamp | {1 }
	Port: snn_top_hls : spike_counter | {1 }
	Port: snn_top_hls : p_ZL15pre_spike_times_0 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_1 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_2 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_3 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_4 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_5 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_6 | {6 7 }
	Port: snn_top_hls : p_ZL15pre_spike_times_7 | {6 7 }
	Port: snn_top_hls : p_ZL16post_spike_times_0 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_1 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_2 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_3 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_4 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_5 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_6 | {4 5 }
	Port: snn_top_hls : p_ZL16post_spike_times_7 | {4 5 }
	Port: snn_top_hls : p_ZL18eligibility_traces_0 | {8 9 10 11 12 13 }
	Port: snn_top_hls : p_ZL18eligibility_traces_1 | {8 9 10 11 12 13 }
	Port: snn_top_hls : p_ZL18eligibility_traces_2 | {8 9 10 11 12 13 }
	Port: snn_top_hls : p_ZL18eligibility_traces_3 | {8 9 10 11 12 13 }
	Port: snn_top_hls : p_ZL13weight_memory_0 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_1 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_2 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_3 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_4 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_5 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_6 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : p_ZL13weight_memory_7 | {8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
	Port: snn_top_hls : weight_update_fifo | {8 9 15 }
	Port: snn_top_hls : read_row | {13 }
	Port: snn_top_hls : read_col | {13 }
  - Chain level:
	State 1
		xor_ln357 : 1
		or_ln357 : 1
		br_ln357 : 1
	State 2
	State 3
	State 4
		or_ln389 : 1
		select_ln389 : 1
		pre_id : 1
		weight : 1
		call_ln422 : 2
	State 5
		spike_in_valid_local_0 : 1
		spike_in_neuron_id_local_0 : 1
		spike_in_weight_local_0 : 1
		spike_counter_flag_2 : 1
		spike_counter_new_2 : 1
		spike_counter_loc_2 : 1
		br_ln389 : 2
		store_ln359 : 2
		out_pkt_data : 1
		write_ln449 : 2
	State 6
	State 7
	State 8
		call_ln461 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		trunc_ln484 : 1
		lshr_ln3 : 1
		tmp_9 : 2
		zext_ln484_2 : 3
		p_ZL13weight_memory_0_addr : 4
		p_ZL13weight_memory_1_addr : 4
		p_ZL13weight_memory_2_addr : 4
		p_ZL13weight_memory_3_addr : 4
		p_ZL13weight_memory_4_addr : 4
		p_ZL13weight_memory_5_addr : 4
		p_ZL13weight_memory_6_addr : 4
		p_ZL13weight_memory_7_addr : 4
		p_ZL13weight_memory_0_load : 5
		p_ZL13weight_memory_1_load : 5
		p_ZL13weight_memory_2_load : 5
		p_ZL13weight_memory_3_load : 5
		p_ZL13weight_memory_4_load : 5
		p_ZL13weight_memory_5_load : 5
		p_ZL13weight_memory_6_load : 5
		p_ZL13weight_memory_7_load : 5
	State 14
		tmp_s : 1
		w_pkt_data : 2
		zext_ln484_3 : 3
		w_pkt_last : 1
		write_ln491 : 4
	State 15
		add_ln493 : 1
		trunc_ln494 : 2
		tmp_11 : 2
		br_ln494 : 3
		add_ln496 : 1
		trunc_ln497 : 2
		tmp_12 : 2
		select_ln497 : 3
		store_ln497 : 4
		read_col_new_0 : 4
		store_ln493 : 5
		select_ln506 : 1
		zext_ln519 : 1
		write_ln521 : 2
		store_ln358 : 2
	State 16
	State 17
		call_ln0 : 1
	State 18
	State 19
		call_ln0 : 1
	State 20
	State 21
		call_ln0 : 1
	State 22
	State 23
		call_ln0 : 1
	State 24
	State 25
		call_ln0 : 1
	State 26
	State 27
		call_ln0 : 1
	State 28
	State 29
		call_ln0 : 1
	State 30
	State 31
		call_ln0 : 1
	State 32
	State 33
		call_ln0 : 1
	State 34
	State 35
		call_ln0 : 1
	State 36
	State 37
		call_ln0 : 1
	State 38
	State 39
		call_ln0 : 1
	State 40
	State 41
		call_ln0 : 1
	State 42
	State 43
		call_ln0 : 1
	State 44
	State 45
		call_ln0 : 1
	State 46
	State 47
		sext_ln529 : 1
		write_ln533 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |               grp_snn_top_hls_Pipeline_RESET_PRE_fu_994              |    0    |    0    |    7    |    14   |
|          | grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030 |    0    |  6.352  |    39   |   103   |
|          | grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042 |    0    |    0    |    35   |    84   |
|          |                     grp_process_pre_spike_fu_1062                    |    16   | 78.5278 |  25867  |  22431  |
|          |                    grp_process_post_spike_fu_1108                    |    16   | 78.5278 |  25866  |  22431  |
|          |                   grp_apply_weight_updates_fu_1154                   |    3    | 33.4673 |   537   |   608   |
|          |                    grp_apply_reward_signal_fu_1188                   |    3    |  22.232 |   388   |   578   |
|          |                 grp_decay_eligibility_traces_fu_1218                 |    1    |  12.704 |   166   |   221   |
|          |           grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231          |    0    |  12.704 |   101   |   152   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252          |    0    |  12.704 |   102   |   154   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274          |    0    |  12.704 |   103   |   157   |
|   call   |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296          |    0    |  12.704 |   103   |   157   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318          |    0    |  12.704 |   104   |   160   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340          |    0    |  12.704 |   104   |   160   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362          |    0    |  12.704 |   104   |   160   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384          |    0    |  12.704 |   104   |   160   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406          |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428          |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450         |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472         |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494         |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516         |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538         |    0    |  12.704 |   105   |   163   |
|          |          grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560         |    0    |  12.704 |   105   |   163   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           add_ln425_fu_1765                          |    0    |    0    |    0    |    39   |
|    add   |                           add_ln493_fu_1927                          |    0    |    0    |    0    |    14   |
|          |                           add_ln496_fu_1946                          |    0    |    0    |    0    |    14   |
|          |                           add_ln507_fu_1984                          |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         select_ln389_fu_1741                         |    0    |    0    |    0    |    32   |
|  select  |                         select_ln462_fu_1791                         |    0    |    0    |    0    |    8    |
|          |                         select_ln497_fu_1964                         |    0    |    0    |    0    |    6    |
|          |                         select_ln506_fu_1995                         |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| sparsemux|                             tmp_s_fu_1850                            |    0    |    0    |    0    |    42   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                          icmp_ln487_fu_1904                          |    0    |    0    |    0    |    14   |
|          |                         icmp_ln487_1_fu_1909                         |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           or_ln357_fu_1720                           |    0    |    0    |    0    |    2    |
|    or    |                           or_ln389_fu_1736                           |    0    |    0    |    0    |    2    |
|          |                           or_ln506_fu_1990                           |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           and_ln409_fu_1732                          |    0    |    0    |    0    |    2    |
|    and   |                           and_ln468_fu_1798                          |    0    |    0    |    0    |    2    |
|          |                          w_pkt_last_fu_1914                          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                           xor_ln357_fu_1714                          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       snn_busy_read_read_fu_462                      |    0    |    0    |    0    |    0    |
|          |                      snn_ready_read_read_fu_468                      |    0    |    0    |    0    |    0    |
|          |                   spike_out_weight_read_read_fu_474                  |    0    |    0    |    0    |    0    |
|          |                 spike_out_neuron_id_read_read_fu_480                 |    0    |    0    |    0    |    0    |
|          |                   spike_out_valid_read_read_fu_486                   |    0    |    0    |    0    |    0    |
|   read   |                    spike_in_ready_read_read_fu_492                   |    0    |    0    |    0    |    0    |
|          |                    reward_signal_read_read_fu_498                    |    0    |    0    |    0    |    0    |
|          |                   learning_params_read_read_fu_504                   |    0    |    0    |    0    |    0    |
|          |                      config_reg_read_read_fu_510                     |    0    |    0    |    0    |    0    |
|          |                       ctrl_reg_read_read_fu_516                      |    0    |    0    |    0    |    0    |
|          |                         empty_50_read_fu_570                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       write_ln397_write_fu_522                       |    0    |    0    |    0    |    0    |
|          |                       write_ln398_write_fu_529                       |    0    |    0    |    0    |    0    |
|          |                       write_ln399_write_fu_536                       |    0    |    0    |    0    |    0    |
|          |                       write_ln400_write_fu_543                       |    0    |    0    |    0    |    0    |
|          |                       write_ln431_write_fu_608                       |    0    |    0    |    0    |    0    |
|          |                           grp_write_fu_616                           |    0    |    0    |    0    |    0    |
|   write  |                           grp_write_fu_667                           |    0    |    0    |    0    |    0    |
|          |                       write_ln521_write_fu_705                       |    0    |    0    |    0    |    0    |
|          |                       write_ln522_write_fu_712                       |    0    |    0    |    0    |    0    |
|          |                       write_ln523_write_fu_719                       |    0    |    0    |    0    |    0    |
|          |                        write_ln0_write_fu_727                        |    0    |    0    |    0    |    0    |
|          |                       write_ln412_write_fu_734                       |    0    |    0    |    0    |    0    |
|          |                       write_ln413_write_fu_741                       |    0    |    0    |    0    |    0    |
|          |                       write_ln533_write_fu_748                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| nbreadreq|                         tmp_nbreadreq_fu_550                         |    0    |    0    |    0    |    0    |
|          |                        tmp_1_nbreadreq_fu_697                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|nbwritereq|                         grp_nbwritereq_fu_588                        |    0    |    0    |    0    |    0    |
|          |                        tmp_7_nbwritereq_fu_647                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                    learning_params_a_plus_fu_1582                    |    0    |    0    |    0    |    0    |
|          |                            enable_fu_1646                            |    0    |    0    |    0    |    0    |
|          |                           threshold_fu_1690                          |    0    |    0    |    0    |    0    |
|   trunc  |                            pre_id_fu_1752                            |    0    |    0    |    0    |    0    |
|          |                          trunc_ln442_fu_1778                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln484_fu_1810                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln494_fu_1933                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln497_fu_1952                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                    learning_params_a_minus_fu_1586                   |    0    |    0    |    0    |    0    |
|          |                 learning_params_tau_plus_cast_fu_1594                |    0    |    0    |    0    |    0    |
|          |                learning_params_tau_minus_cast_fu_1604                |    0    |    0    |    0    |    0    |
|          |                  learning_params_stdp_window_fu_1614                 |    0    |    0    |    0    |    0    |
|partselect|                 learning_params_learning_rate_fu_1622                |    0    |    0    |    0    |    0    |
|          |                  learning_params_trace_decay_fu_1638                 |    0    |    0    |    0    |    0    |
|          |                           leak_rate_fu_1694                          |    0    |    0    |    0    |    0    |
|          |                            weight_fu_1757                            |    0    |    0    |    0    |    0    |
|          |                           lshr_ln3_fu_1814                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                 learning_params_rstdp_enable_fu_1630                 |    0    |    0    |    0    |    0    |
|          |                             reset_fu_1650                            |    0    |    0    |    0    |    0    |
|          |                        clear_counters_fu_1658                        |    0    |    0    |    0    |    0    |
| bitselect|                        learning_enable_fu_1666                       |    0    |    0    |    0    |    0    |
|          |                       weight_read_mode_fu_1674                       |    0    |    0    |    0    |    0    |
|          |                         apply_reward_fu_1682                         |    0    |    0    |    0    |    0    |
|          |                            tmp_11_fu_1938                            |    0    |    0    |    0    |    0    |
|          |                            tmp_12_fu_1956                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|extractvalue|                          in_pkt_data_fu_1748                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         out_pkt_data_fu_1782                         |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_9_fu_1824                            |    0    |    0    |    0    |    0    |
|          |                          w_pkt_data_fu_1889                          |    0    |    0    |    0    |    0    |
|          |                            status_fu_2002                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         zext_ln484_2_fu_1832                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln483_fu_1844                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln484_fu_1847                          |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln484_3_fu_1899                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln483_1_fu_1921                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln484_1_fu_1924                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln519_fu_2012                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                          sext_ln529_fu_2086                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    39   | 435.075 |  54570  |  49302  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------+--------+--------+--------+
|                          |  BRAM  |   FF   |   LUT  |
+--------------------------+--------+--------+--------+
|   p_ZL13weight_memory_0  |    1   |    0   |    0   |
|   p_ZL13weight_memory_1  |    1   |    0   |    0   |
|   p_ZL13weight_memory_2  |    1   |    0   |    0   |
|   p_ZL13weight_memory_3  |    1   |    0   |    0   |
|   p_ZL13weight_memory_4  |    1   |    0   |    0   |
|   p_ZL13weight_memory_5  |    1   |    0   |    0   |
|   p_ZL13weight_memory_6  |    1   |    0   |    0   |
|   p_ZL13weight_memory_7  |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_0 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_1 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_2 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_3 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_4 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_5 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_6 |    1   |    0   |    0   |
|  p_ZL15pre_spike_times_7 |    1   |    0   |    0   |
| p_ZL16post_spike_times_0 |    1   |    0   |    0   |
| p_ZL16post_spike_times_1 |    1   |    0   |    0   |
| p_ZL16post_spike_times_2 |    1   |    0   |    0   |
| p_ZL16post_spike_times_3 |    1   |    0   |    0   |
| p_ZL16post_spike_times_4 |    1   |    0   |    0   |
| p_ZL16post_spike_times_5 |    1   |    0   |    0   |
| p_ZL16post_spike_times_6 |    1   |    0   |    0   |
| p_ZL16post_spike_times_7 |    1   |    0   |    0   |
|p_ZL18eligibility_traces_0|    1   |    0   |    0   |
|p_ZL18eligibility_traces_1|    1   |    0   |    0   |
|p_ZL18eligibility_traces_2|    1   |    0   |    0   |
|p_ZL18eligibility_traces_3|    1   |    0   |    0   |
+--------------------------+--------+--------+--------+
|           Total          |   28   |    0   |    0   |
+--------------------------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           and_ln409_reg_2330          |    1   |
|           and_ln468_reg_2376          |    1   |
|         apply_reward_reg_2301         |    1   |
|        clear_counters_reg_2286        |    1   |
|            enable_reg_2273            |    1   |
|       initialized_load_reg_2316       |    1   |
|           leak_rate_reg_2311          |   16   |
|        learning_enable_reg_2292       |    1   |
|    learning_params_a_minus_reg_2229   |   16   |
|    learning_params_a_plus_reg_2223    |   16   |
| learning_params_learning_rate_reg_2253|   16   |
| learning_params_rstdp_enable_reg_2259 |    1   |
|  learning_params_stdp_window_reg_2247 |   16   |
|learning_params_tau_minus_cast_reg_2241|    8   |
| learning_params_tau_plus_cast_reg_2235|    8   |
|  learning_params_trace_decay_reg_2267 |   16   |
|           or_ln357_reg_2326           |    1   |
|           or_ln389_reg_2334           |    1   |
|         out_pkt_data_reg_2366         |   32   |
|  p_ZL13weight_memory_0_addr_reg_2395  |    9   |
|  p_ZL13weight_memory_1_addr_reg_2400  |    9   |
|  p_ZL13weight_memory_2_addr_reg_2405  |    9   |
|  p_ZL13weight_memory_3_addr_reg_2410  |    9   |
|  p_ZL13weight_memory_4_addr_reg_2415  |    9   |
|  p_ZL13weight_memory_5_addr_reg_2420  |    9   |
|  p_ZL13weight_memory_6_addr_reg_2425  |    9   |
|  p_ZL13weight_memory_7_addr_reg_2430  |    9   |
|            pre_id_reg_2351            |    8   |
|         read_col_new_0_reg_984        |    6   |
|             reset_reg_2281            |    1   |
|      reward_signal_read_reg_2121      |    8   |
|         select_ln389_reg_2340         |   32   |
|         select_ln462_reg_2371         |    8   |
|         snn_busy_read_reg_2091        |    1   |
|        snn_ready_read_reg_2096        |    1   |
|      spike_counter_flag_2_reg_945     |    1   |
|      spike_counter_loc_0_reg_885      |   32   |
|      spike_counter_loc_2_reg_971      |   32   |
|      spike_counter_new_2_reg_957      |   32   |
|   spike_in_neuron_id_local_0_reg_913  |    8   |
|      spike_in_ready_read_reg_2116     |    1   |
|     spike_in_valid_local_0_reg_896    |    1   |
|    spike_in_weight_local_0_reg_929    |    8   |
|   spike_out_neuron_id_read_reg_2106   |    8   |
|     spike_out_valid_read_reg_2112     |    1   |
|     spike_out_weight_read_reg_2101    |    8   |
|           threshold_reg_2306          |   16   |
|        timestamp_flag_0_reg_859       |    1   |
|        timestamp_loc_0_reg_873        |   32   |
|             tmp_4_reg_2362            |    1   |
|             tmp_7_reg_2380            |    1   |
|              tmp_reg_2347             |    1   |
|          trunc_ln484_reg_2390         |    3   |
|          w_pkt_last_reg_2440          |    1   |
|       weight_read_mode_reg_2297       |    1   |
|            weight_reg_2357            |    8   |
|       weight_sum_10_loc_reg_2187      |   15   |
|       weight_sum_12_loc_reg_2181      |   15   |
|       weight_sum_14_loc_reg_2175      |   15   |
|       weight_sum_16_loc_reg_2169      |   16   |
|       weight_sum_18_loc_reg_2163      |   16   |
|       weight_sum_20_loc_reg_2157      |   16   |
|       weight_sum_22_loc_reg_2151      |   16   |
|       weight_sum_24_loc_reg_2145      |   16   |
|       weight_sum_26_loc_reg_2139      |   16   |
|       weight_sum_28_loc_reg_2133      |   16   |
|       weight_sum_2_loc_reg_2211       |   13   |
|       weight_sum_31_loc_reg_2127      |   16   |
|       weight_sum_4_loc_reg_2205       |   14   |
|       weight_sum_6_loc_reg_2199       |   14   |
|       weight_sum_8_loc_reg_2193       |   15   |
|        weight_sum_loc_reg_2217        |   12   |
|         zext_ln484_3_reg_2435         |   32   |
+---------------------------------------+--------+
|                 Total                 |   761  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------||---------|
|          grp_write_fu_616          |  p8  |   2  |  32  |   64   ||    0    ||    9    |
|          grp_write_fu_667          |  p8  |   2  |  24  |   48   ||    0    ||    9    |
|          grp_write_fu_667          |  p12 |   2  |   1  |    2   ||    0    ||    9    |
|          grp_access_fu_811         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_817         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_823         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_829         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_835         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_841         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_847         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|          grp_access_fu_853         |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|      timestamp_flag_0_reg_859      |  p0  |   3  |   1  |    3   ||    0    ||    9    |
|       timestamp_loc_0_reg_873      |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|   spike_in_valid_local_0_reg_896   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| spike_in_neuron_id_local_0_reg_913 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|   spike_in_weight_local_0_reg_929  |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_process_pre_spike_fu_1062   |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|  grp_apply_weight_updates_fu_1154  |  p4  |   2  |   8  |   16   ||    0    ||    9    |
|------------------------------------|------|------|------|--------||---------||---------||---------|
|                Total               |      |      |      |   391  || 28.7033 ||    0    ||   162   |
|------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   39   |   435  |  54570 |  49302 |
|   Memory  |   28   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    0   |   162  |
|  Register |    -   |    -   |    -   |   761  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   28   |   39   |   463  |  55331 |  49464 |
+-----------+--------+--------+--------+--------+--------+
