
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (2#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (5#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_5' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_5' (6#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_6' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_8' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_14' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_14' (7#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (8#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_16' (9#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (10#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_18' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_18' (11#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu16_8' (12#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'look_up_table_9' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/look_up_table_9.v:16]
INFO: [Synth 8-6155] done synthesizing module 'look_up_table_9' (13#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_auto_10' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
	Parameter IDLE_1_states bound to: 7'b0000000 
	Parameter START_states bound to: 7'b0000001 
	Parameter START_COUNTDOWN_states bound to: 7'b0000010 
	Parameter SET_MAIN_TIMER_60_states bound to: 7'b0000011 
	Parameter DECREASE_GAMETIMER_states bound to: 7'b0000100 
	Parameter MINITIMER_SET_5_states bound to: 7'b0000101 
	Parameter CHECK_MINI_TIMER_states bound to: 7'b0000110 
	Parameter MINITIMER_SET_2_states bound to: 7'b0000111 
	Parameter DECREASE_MINITIMER_states bound to: 7'b0001000 
	Parameter INCREMENT_P1_SCORE_states bound to: 7'b0001001 
	Parameter INCREMENT_P2_SCORE_states bound to: 7'b0001010 
	Parameter GEN_LED_SEQUENCEP11_states bound to: 7'b0001011 
	Parameter GEN_LED_SEQUENCEP12_states bound to: 7'b0001100 
	Parameter GEN_LED_SEQUENCEP13_states bound to: 7'b0001101 
	Parameter GEN_LED_SEQUENCEP14_states bound to: 7'b0001110 
	Parameter GEN_LED_SEQUENCEP21_states bound to: 7'b0001111 
	Parameter GEN_LED_SEQUENCEP22_states bound to: 7'b0010000 
	Parameter GEN_LED_SEQUENCEP23_states bound to: 7'b0010001 
	Parameter GEN_LED_SEQUENCEP24_states bound to: 7'b0010010 
	Parameter IDLE_2_states bound to: 7'b0010011 
	Parameter SHR_P1_B1_states bound to: 7'b0010100 
	Parameter SHR_P1_B2_states bound to: 7'b0010101 
	Parameter SHR_P1_B3_states bound to: 7'b0010110 
	Parameter SHR_P1_B4_states bound to: 7'b0010111 
	Parameter SHR_P2_B1_states bound to: 7'b0011000 
	Parameter SHR_P2_B2_states bound to: 7'b0011001 
	Parameter SHR_P2_B3_states bound to: 7'b0011010 
	Parameter SHR_P2_B4_states bound to: 7'b0011011 
	Parameter SHR_P1_B1_IDLE_states bound to: 7'b0011100 
	Parameter SHR_P1_B2_IDLE_states bound to: 7'b0011101 
	Parameter SHR_P1_B3_IDLE_states bound to: 7'b0011110 
	Parameter SHR_P1_B4_IDLE_states bound to: 7'b0011111 
	Parameter SHR_P2_B1_IDLE_states bound to: 7'b0100000 
	Parameter SHR_P2_B2_IDLE_states bound to: 7'b0100001 
	Parameter SHR_P2_B3_IDLE_states bound to: 7'b0100010 
	Parameter SHR_P2_B4_IDLE_states bound to: 7'b0100011 
	Parameter IDLE_P1_states bound to: 7'b0100100 
	Parameter IDLE_P2_states bound to: 7'b0100101 
	Parameter SET_P1_B1_0_states bound to: 7'b0100110 
	Parameter SET_P1_B2_0_states bound to: 7'b0100111 
	Parameter SET_P1_B3_0_states bound to: 7'b0101000 
	Parameter SET_P1_B4_0_states bound to: 7'b0101001 
	Parameter SET_P2_B1_0_states bound to: 7'b0101010 
	Parameter SET_P2_B2_0_states bound to: 7'b0101011 
	Parameter SET_P2_B3_0_states bound to: 7'b0101100 
	Parameter SET_P2_B4_0_states bound to: 7'b0101101 
	Parameter CHECK_WIN_P1_states bound to: 7'b0101110 
	Parameter CHECK_WIN_P1_IDLE_states bound to: 7'b0101111 
	Parameter CHECK_WIN_P2_states bound to: 7'b0110000 
	Parameter CHECK_WIN_P2_IDLE_states bound to: 7'b0110001 
	Parameter VALID_P11_states bound to: 7'b0110010 
	Parameter VALID_P12_states bound to: 7'b0110011 
	Parameter VALID_P13_states bound to: 7'b0110100 
	Parameter VALID_P14_states bound to: 7'b0110101 
	Parameter VALID_P21_states bound to: 7'b0110110 
	Parameter VALID_P22_states bound to: 7'b0110111 
	Parameter VALID_P23_states bound to: 7'b0111000 
	Parameter VALID_P24_states bound to: 7'b0111001 
	Parameter WAIT_states bound to: 7'b0111010 
	Parameter RESET_TIMER_states bound to: 7'b0111011 
	Parameter INVALID1_states bound to: 7'b0111100 
	Parameter INVALID2_states bound to: 7'b0111101 
	Parameter INVALID3_states bound to: 7'b0111110 
	Parameter INVALID4_states bound to: 7'b0111111 
	Parameter INVALID5_states bound to: 7'b1000000 
	Parameter INVALID6_states bound to: 7'b1000001 
	Parameter INVALID7_states bound to: 7'b1000010 
	Parameter INVALID8_states bound to: 7'b1000011 
	Parameter CHECK_WIN_states bound to: 7'b1000100 
	Parameter DRAW_states bound to: 7'b1000101 
	Parameter WIN1P1_states bound to: 7'b1000110 
	Parameter WIN2P1_states bound to: 7'b1000111 
	Parameter WIN3P1_states bound to: 7'b1001000 
	Parameter WIN4P1_states bound to: 7'b1001001 
	Parameter WIN1P2_states bound to: 7'b1001010 
	Parameter WIN2P2_states bound to: 7'b1001011 
	Parameter WIN3P2_states bound to: 7'b1001100 
	Parameter WIN4P2_states bound to: 7'b1001101 
	Parameter LOSE1P1_states bound to: 7'b1001110 
	Parameter LOSE2P1_states bound to: 7'b1001111 
	Parameter LOSE3P1_states bound to: 7'b1010000 
	Parameter LOSE4P1_states bound to: 7'b1010001 
	Parameter LOSE1P2_states bound to: 7'b1010010 
	Parameter LOSE2P2_states bound to: 7'b1010011 
	Parameter LOSE3P2_states bound to: 7'b1010100 
	Parameter LOSE4P2_states bound to: 7'b1010101 
	Parameter DRAW1_states bound to: 7'b1010110 
	Parameter DRAW2_states bound to: 7'b1010111 
	Parameter DRAW3_states bound to: 7'b1011000 
	Parameter DRAW4_states bound to: 7'b1011001 
	Parameter DRAW5_states bound to: 7'b1011010 
	Parameter DRAW6_states bound to: 7'b1011011 
	Parameter DRAW7_states bound to: 7'b1011100 
	Parameter DRAW8_states bound to: 7'b1011101 
	Parameter RESTART_states bound to: 7'b1011110 
INFO: [Synth 8-6157] synthesizing module 'variable_counter_12' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_24' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/edge_detector_24.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_24' (14#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/edge_detector_24.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (15#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_25.v:14]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_12' (16#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_19' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_26' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_26.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_26' (17#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_26.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_23' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/seven_seg_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_23' (18#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/seven_seg_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_27' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decoder_27.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_27' (19#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decoder_27.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_19' (20#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_20' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
	Parameter DIGITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_28' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_28' (21#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_29' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
	Parameter INIT bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_29' (22#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_20' (23#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_5_21' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_5_21' (24#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_5_22' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_5_22.v:11]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_5_22' (25#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/decimal_counter_5_22.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/fsm_auto_10.v:294]
INFO: [Synth 8-6155] done synthesizing module 'fsm_auto_10' (26#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'reg_files_11' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/reg_files_11.v:58]
INFO: [Synth 8-6155] done synthesizing module 'reg_files_11' (27#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (28#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/beta_6.v:215]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/beta_6.v:233]
INFO: [Synth 8-6155] done synthesizing module 'beta_6' (29#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (30#1) [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1000.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'fsm_auto_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           IDLE_1_states |                          0000000 |                          0000000
            START_states |                          0000001 |                          0000001
GEN_LED_SEQUENCEP11_states |                          0000010 |                          0001011
GEN_LED_SEQUENCEP12_states |                          0000011 |                          0001100
GEN_LED_SEQUENCEP13_states |                          0000100 |                          0001101
GEN_LED_SEQUENCEP14_states |                          0000101 |                          0001110
GEN_LED_SEQUENCEP21_states |                          0000110 |                          0001111
GEN_LED_SEQUENCEP22_states |                          0000111 |                          0010000
GEN_LED_SEQUENCEP23_states |                          0001000 |                          0010001
GEN_LED_SEQUENCEP24_states |                          0001001 |                          0010010
           IDLE_2_states |                          0001010 |                          0010011
        SHR_P2_B4_states |                          0001011 |                          0011011
        SHR_P2_B3_states |                          0001100 |                          0011010
        SHR_P2_B2_states |                          0001101 |                          0011001
        SHR_P2_B1_states |                          0001110 |                          0011000
     CHECK_WIN_P2_states |                          0001111 |                          0110000
          IDLE_P2_states |                          0010000 |                          0100101
   SHR_P1_B4_IDLE_states |                          0010001 |                          0011111
   SHR_P1_B3_IDLE_states |                          0010010 |                          0011110
   SHR_P1_B2_IDLE_states |                          0010011 |                          0011101
   SHR_P1_B1_IDLE_states |                          0010100 |                          0011100
CHECK_WIN_P1_IDLE_states |                          0010101 |                          0101111
        SHR_P1_B4_states |                          0010110 |                          0010111
        SHR_P1_B3_states |                          0010111 |                          0010110
        SHR_P1_B2_states |                          0011000 |                          0010101
        SHR_P1_B1_states |                          0011001 |                          0010100
     CHECK_WIN_P1_states |                          0011010 |                          0101110
INCREMENT_P1_SCORE_states |                          0011011 |                          0001001
        VALID_P11_states |                          0011100 |                          0110010
        VALID_P12_states |                          0011101 |                          0110011
        VALID_P13_states |                          0011110 |                          0110100
        VALID_P14_states |                          0011111 |                          0110101
          IDLE_P1_states |                          0100000 |                          0100100
   SHR_P2_B4_IDLE_states |                          0100001 |                          0100011
   SHR_P2_B3_IDLE_states |                          0100010 |                          0100010
   SHR_P2_B2_IDLE_states |                          0100011 |                          0100001
   SHR_P2_B1_IDLE_states |                          0100100 |                          0100000
CHECK_WIN_P2_IDLE_states |                          0100101 |                          0110001
INCREMENT_P2_SCORE_states |                          0100110 |                          0001010
        VALID_P21_states |                          0100111 |                          0110110
        VALID_P22_states |                          0101000 |                          0110111
        VALID_P23_states |                          0101001 |                          0111000
        VALID_P24_states |                          0101010 |                          0111001
         INVALID1_states |                          0101011 |                          0111100
         INVALID2_states |                          0101100 |                          0111101
         INVALID3_states |                          0101101 |                          0111110
         INVALID4_states |                          0101110 |                          0111111
         INVALID5_states |                          0101111 |                          1000000
         INVALID6_states |                          0110000 |                          1000001
         INVALID7_states |                          0110001 |                          1000010
         INVALID8_states |                          0110010 |                          1000011
             WAIT_states |                          0110011 |                          0111010
        CHECK_WIN_states |                          0110100 |                          1000100
           WIN1P1_states |                          0110101 |                          1000110
           WIN2P1_states |                          0110110 |                          1000111
           WIN3P1_states |                          0110111 |                          1001000
           WIN4P1_states |                          0111000 |                          1001001
          LOSE1P2_states |                          0111001 |                          1010010
          LOSE2P2_states |                          0111010 |                          1010011
          LOSE3P2_states |                          0111011 |                          1010100
          LOSE4P2_states |                          0111100 |                          1010101
           WIN1P2_states |                          0111101 |                          1001010
           WIN2P2_states |                          0111110 |                          1001011
           WIN3P2_states |                          0111111 |                          1001100
           WIN4P2_states |                          1000000 |                          1001101
          LOSE1P1_states |                          1000001 |                          1001110
          LOSE2P1_states |                          1000010 |                          1001111
          LOSE3P1_states |                          1000011 |                          1010000
          LOSE4P1_states |                          1000100 |                          1010001
          RESTART_states |                          1000101 |                          1011110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'fsm_auto_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   4 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 15    
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 7     
	   5 Input   16 Bit        Muxes := 2     
	   6 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  70 Input    8 Bit        Muxes := 1     
	 112 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  70 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   5 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	  70 Input    4 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  70 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	  70 Input    1 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_18 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1110.656 ; gain = 110.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    70|
|3     |LUT1   |    40|
|4     |LUT2   |   128|
|5     |LUT3   |    40|
|6     |LUT4   |   146|
|7     |LUT5   |   122|
|8     |LUT6   |   318|
|9     |MUXF7  |     1|
|10    |FDRE   |   543|
|11    |FDSE   |    68|
|12    |IBUF   |    12|
|13    |OBUF   |    85|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1120.785 ; gain = 120.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1120.785 ; gain = 120.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1120.785 ; gain = 120.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1125.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1125.656 ; gain = 125.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Chang Zheng/Documents/Alchitry/1D PLS WORK/work/vivado/1D PLS WORK/1D PLS WORK.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 18:58:54 2022...
