

================================================================
== Vitis HLS Report for 'set3DFloatArray_4'
================================================================
* Date:           Fri Dec 22 01:03:30 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.144 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3876|     3876|  38.760 us|  38.760 us|  3876|  3876|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     3874|     3874|         4|          1|          1|  3872|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    176|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|     186|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     186|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_10ns_6ns_12_4_1_U17  |mac_muladd_4ns_10ns_6ns_12_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10_2_fu_165_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln10_fu_211_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln12_fu_242_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_272_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln8_2_fu_147_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln8_fu_129_p2         |         +|   0|  0|  19|          12|           1|
    |and_ln10_fu_205_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_141_p2       |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln12_fu_199_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_135_p2        |      icmp|   0|  0|  12|          12|           9|
    |or_ln10_fu_217_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln10_10_fu_261_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln10_11_fu_230_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln10_12_fu_171_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln10_7_fu_153_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln10_8_fu_248_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln10_9_fu_222_p3   |    select|   0|  0|   6|           1|           1|
    |select_ln10_fu_187_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_194_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 176|          87|          69|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_89_p4  |   9|          2|    4|          8|
    |i_reg_85                   |   9|          2|    4|          8|
    |ii_reg_107                 |   9|          2|    4|          8|
    |iii_reg_118                |   9|          2|    6|         12|
    |indvar_flatten17_reg_74    |   9|          2|   12|         24|
    |indvar_flatten_reg_96      |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   43|         89|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln10_reg_333         |   4|   0|    4|          0|
    |and_ln10_reg_328         |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_reg_85                 |   4|   0|    4|          0|
    |icmp_ln10_reg_300        |   1|   0|    1|          0|
    |icmp_ln8_reg_296         |   1|   0|    1|          0|
    |ii_reg_107               |   4|   0|    4|          0|
    |iii_reg_118              |   6|   0|    6|          0|
    |indvar_flatten17_reg_74  |  12|   0|   12|          0|
    |indvar_flatten_reg_96    |  10|   0|   10|          0|
    |select_ln10_7_reg_308    |   4|   0|    4|          0|
    |tmp_reg_323              |   4|   0|    9|          5|
    |icmp_ln10_reg_300        |  64|  32|    1|          0|
    |icmp_ln8_reg_296         |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 186|  64|   65|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|array_r_address0  |  out|   12|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

