// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop213 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_832_out,
        num_V_832_out_ap_vld,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_1920_p_din0,
        grp_fu_1920_p_din1,
        grp_fu_1920_p_dout0,
        grp_fu_1920_p_ce,
        grp_fu_1924_p_din0,
        grp_fu_1924_p_din1,
        grp_fu_1924_p_dout0,
        grp_fu_1924_p_ce,
        grp_fu_1928_p_din0,
        grp_fu_1928_p_din1,
        grp_fu_1928_p_dout0,
        grp_fu_1928_p_ce,
        grp_fu_1932_p_din0,
        grp_fu_1932_p_din1,
        grp_fu_1932_p_dout0,
        grp_fu_1932_p_ce,
        grp_fu_1968_p_din0,
        grp_fu_1968_p_din1,
        grp_fu_1968_p_dout0,
        grp_fu_1968_p_ce,
        grp_fu_1936_p_din0,
        grp_fu_1936_p_din1,
        grp_fu_1936_p_dout0,
        grp_fu_1936_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_832_out;
output   num_V_832_out_ap_vld;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [18:0] grp_fu_1920_p_din0;
output  [34:0] grp_fu_1920_p_din1;
input  [52:0] grp_fu_1920_p_dout0;
output   grp_fu_1920_p_ce;
output  [17:0] grp_fu_1924_p_din0;
output  [34:0] grp_fu_1924_p_din1;
input  [52:0] grp_fu_1924_p_dout0;
output   grp_fu_1924_p_ce;
output  [17:0] grp_fu_1928_p_din0;
output  [34:0] grp_fu_1928_p_din1;
input  [52:0] grp_fu_1928_p_dout0;
output   grp_fu_1928_p_ce;
output  [17:0] grp_fu_1932_p_din0;
output  [34:0] grp_fu_1932_p_din1;
input  [52:0] grp_fu_1932_p_dout0;
output   grp_fu_1932_p_ce;
output  [16:0] grp_fu_1968_p_din0;
output  [34:0] grp_fu_1968_p_din1;
input  [51:0] grp_fu_1968_p_dout0;
output   grp_fu_1968_p_ce;
output  [17:0] grp_fu_1936_p_din0;
output  [34:0] grp_fu_1936_p_din1;
input  [52:0] grp_fu_1936_p_dout0;
output   grp_fu_1936_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_832_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2139;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_9_0_address0;
reg    firstDense_f_V_9_0_ce0;
wire   [17:0] firstDense_f_V_9_0_q0;
wire   [3:0] firstDense_f_V_9_1_address0;
reg    firstDense_f_V_9_1_ce0;
wire   [18:0] firstDense_f_V_9_1_q0;
wire   [3:0] firstDense_f_V_9_2_address0;
reg    firstDense_f_V_9_2_ce0;
wire   [17:0] firstDense_f_V_9_2_q0;
wire   [3:0] firstDense_f_V_9_3_address0;
reg    firstDense_f_V_9_3_ce0;
wire   [18:0] firstDense_f_V_9_3_q0;
wire   [3:0] firstDense_f_V_9_4_address0;
reg    firstDense_f_V_9_4_ce0;
wire   [18:0] firstDense_f_V_9_4_q0;
wire   [3:0] firstDense_f_V_9_5_address0;
reg    firstDense_f_V_9_5_ce0;
wire   [18:0] firstDense_f_V_9_5_q0;
wire   [3:0] firstDense_f_V_9_6_address0;
reg    firstDense_f_V_9_6_ce0;
wire   [18:0] firstDense_f_V_9_6_q0;
wire   [3:0] firstDense_f_V_9_7_address0;
reg    firstDense_f_V_9_7_ce0;
wire   [17:0] firstDense_f_V_9_7_q0;
wire   [3:0] firstDense_f_V_9_8_address0;
reg    firstDense_f_V_9_8_ce0;
wire   [17:0] firstDense_f_V_9_8_q0;
wire   [3:0] firstDense_f_V_9_9_address0;
reg    firstDense_f_V_9_9_ce0;
wire   [17:0] firstDense_f_V_9_9_q0;
wire   [3:0] firstDense_f_V_9_10_address0;
reg    firstDense_f_V_9_10_ce0;
wire   [17:0] firstDense_f_V_9_10_q0;
wire   [3:0] firstDense_f_V_9_11_address0;
reg    firstDense_f_V_9_11_ce0;
wire   [17:0] firstDense_f_V_9_11_q0;
wire   [3:0] firstDense_f_V_9_12_address0;
reg    firstDense_f_V_9_12_ce0;
wire   [17:0] firstDense_f_V_9_12_q0;
wire   [3:0] firstDense_f_V_9_13_address0;
reg    firstDense_f_V_9_13_ce0;
wire   [16:0] firstDense_f_V_9_13_q0;
wire   [3:0] firstDense_f_V_9_14_address0;
reg    firstDense_f_V_9_14_ce0;
wire   [17:0] firstDense_f_V_9_14_q0;
wire   [3:0] firstDense_f_V_9_15_address0;
reg    firstDense_f_V_9_15_ce0;
wire   [18:0] firstDense_f_V_9_15_q0;
reg   [34:0] reg_484;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_488;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_505_p2;
wire   [7:0] tmp_s_fu_537_p3;
reg   [7:0] tmp_s_reg_2143;
reg   [17:0] aux2_V_reg_2261;
reg   [18:0] aux2_V_168_reg_2266;
reg   [17:0] aux2_V_169_reg_2271;
reg   [18:0] aux2_V_170_reg_2276;
reg   [18:0] aux2_V_171_reg_2281;
reg   [18:0] aux2_V_172_reg_2286;
reg   [18:0] aux2_V_173_reg_2291;
reg   [17:0] aux2_V_174_reg_2296;
reg   [17:0] aux2_V_175_reg_2301;
reg   [17:0] aux2_V_176_reg_2306;
reg   [17:0] aux2_V_177_reg_2311;
reg   [17:0] aux2_V_178_reg_2316;
reg   [17:0] aux2_V_179_reg_2321;
reg   [16:0] aux2_V_180_reg_2326;
reg   [17:0] aux2_V_181_reg_2331;
reg   [18:0] aux2_V_182_reg_2336;
wire   [52:0] zext_ln1168_fu_626_p1;
wire  signed [52:0] sext_ln1171_fu_630_p1;
wire   [53:0] zext_ln1168_138_fu_639_p1;
wire  signed [53:0] sext_ln1171_151_fu_643_p1;
reg  signed [52:0] r_V_reg_2381;
wire   [17:0] trunc_ln727_fu_680_p1;
reg   [17:0] trunc_ln727_reg_2387;
reg  signed [53:0] r_V_538_reg_2392;
wire   [17:0] trunc_ln727_179_fu_684_p1;
reg   [17:0] trunc_ln727_179_reg_2398;
wire   [52:0] zext_ln1168_139_fu_688_p1;
wire  signed [52:0] sext_ln1171_152_fu_692_p1;
wire   [53:0] zext_ln1168_140_fu_701_p1;
wire  signed [53:0] sext_ln1171_153_fu_705_p1;
wire   [35:0] num_V_343_fu_808_p2;
reg   [35:0] num_V_343_reg_2433;
wire   [0:0] r_168_fu_814_p2;
reg   [0:0] r_168_reg_2438;
reg  signed [52:0] r_V_539_reg_2443;
wire   [17:0] trunc_ln727_180_fu_819_p1;
reg   [17:0] trunc_ln727_180_reg_2449;
reg  signed [53:0] r_V_540_reg_2454;
wire   [17:0] trunc_ln727_181_fu_823_p1;
reg   [17:0] trunc_ln727_181_reg_2460;
wire   [53:0] zext_ln1168_141_fu_827_p1;
wire  signed [53:0] sext_ln1171_154_fu_831_p1;
wire   [53:0] zext_ln1168_142_fu_840_p1;
wire  signed [53:0] sext_ln1171_155_fu_844_p1;
wire   [35:0] num_V_345_fu_937_p2;
reg   [35:0] num_V_345_reg_2495;
wire   [0:0] r_169_fu_943_p2;
reg   [0:0] r_169_reg_2500;
wire   [0:0] r_170_fu_948_p2;
reg   [0:0] r_170_reg_2505;
reg  signed [53:0] r_V_541_reg_2510;
wire   [17:0] trunc_ln727_182_fu_953_p1;
reg   [17:0] trunc_ln727_182_reg_2516;
reg  signed [53:0] r_V_542_reg_2521;
wire   [17:0] trunc_ln727_183_fu_957_p1;
reg   [17:0] trunc_ln727_183_reg_2527;
wire   [53:0] zext_ln1168_143_fu_961_p1;
wire  signed [53:0] sext_ln1171_156_fu_965_p1;
wire   [52:0] zext_ln1168_144_fu_974_p1;
wire  signed [52:0] sext_ln1171_157_fu_978_p1;
wire   [35:0] num_V_347_fu_1071_p2;
reg   [35:0] num_V_347_reg_2562;
wire   [0:0] r_171_fu_1077_p2;
reg   [0:0] r_171_reg_2567;
wire   [0:0] r_172_fu_1082_p2;
reg   [0:0] r_172_reg_2572;
reg  signed [53:0] r_V_543_reg_2577;
wire   [17:0] trunc_ln727_184_fu_1087_p1;
reg   [17:0] trunc_ln727_184_reg_2583;
reg  signed [52:0] r_V_544_reg_2588;
wire   [17:0] trunc_ln727_185_fu_1091_p1;
reg   [17:0] trunc_ln727_185_reg_2594;
wire   [52:0] zext_ln1168_145_fu_1095_p1;
wire  signed [52:0] sext_ln1171_158_fu_1099_p1;
wire   [52:0] zext_ln1168_146_fu_1108_p1;
wire  signed [52:0] sext_ln1171_159_fu_1112_p1;
wire   [35:0] num_V_349_fu_1205_p2;
reg   [35:0] num_V_349_reg_2629;
wire   [0:0] r_173_fu_1211_p2;
reg   [0:0] r_173_reg_2634;
wire   [0:0] r_174_fu_1216_p2;
reg   [0:0] r_174_reg_2639;
reg  signed [52:0] r_V_545_reg_2644;
wire   [17:0] trunc_ln727_186_fu_1221_p1;
reg   [17:0] trunc_ln727_186_reg_2650;
reg  signed [52:0] r_V_546_reg_2655;
wire   [17:0] trunc_ln727_187_fu_1225_p1;
reg   [17:0] trunc_ln727_187_reg_2661;
wire   [52:0] zext_ln1168_147_fu_1229_p1;
wire  signed [52:0] sext_ln1171_160_fu_1233_p1;
wire   [52:0] zext_ln1168_148_fu_1242_p1;
wire  signed [52:0] sext_ln1171_161_fu_1246_p1;
wire   [35:0] num_V_351_fu_1311_p2;
reg   [35:0] num_V_351_reg_2686;
wire   [0:0] r_175_fu_1317_p2;
reg   [0:0] r_175_reg_2691;
wire   [0:0] r_176_fu_1322_p2;
reg   [0:0] r_176_reg_2696;
reg  signed [52:0] r_V_547_reg_2701;
wire   [17:0] trunc_ln727_188_fu_1327_p1;
reg   [17:0] trunc_ln727_188_reg_2707;
reg  signed [52:0] r_V_548_reg_2712;
wire   [17:0] trunc_ln727_189_fu_1331_p1;
reg   [17:0] trunc_ln727_189_reg_2718;
wire   [52:0] zext_ln1168_149_fu_1335_p1;
wire  signed [52:0] sext_ln1171_162_fu_1339_p1;
wire   [51:0] zext_ln1168_150_fu_1348_p1;
wire  signed [51:0] sext_ln1171_163_fu_1352_p1;
wire   [35:0] num_V_353_fu_1417_p2;
reg   [35:0] num_V_353_reg_2743;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_177_fu_1423_p2;
reg   [0:0] r_177_reg_2748;
wire   [0:0] r_178_fu_1428_p2;
reg   [0:0] r_178_reg_2753;
reg  signed [52:0] r_V_549_reg_2758;
wire   [17:0] trunc_ln727_190_fu_1433_p1;
reg   [17:0] trunc_ln727_190_reg_2764;
reg  signed [51:0] r_V_550_reg_2769;
wire   [17:0] trunc_ln727_191_fu_1437_p1;
reg   [17:0] trunc_ln727_191_reg_2775;
wire   [52:0] zext_ln1168_151_fu_1441_p1;
wire  signed [52:0] sext_ln1171_164_fu_1445_p1;
wire   [53:0] zext_ln1168_152_fu_1454_p1;
wire  signed [53:0] sext_ln1171_165_fu_1458_p1;
wire   [35:0] num_V_355_fu_1523_p2;
reg   [35:0] num_V_355_reg_2800;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_179_fu_1529_p2;
reg   [0:0] r_179_reg_2805;
wire   [0:0] r_180_fu_1534_p2;
reg   [0:0] r_180_reg_2810;
reg  signed [52:0] r_V_551_reg_2815;
wire   [17:0] trunc_ln727_192_fu_1539_p1;
reg   [17:0] trunc_ln727_192_reg_2821;
reg  signed [53:0] r_V_552_reg_2826;
wire   [17:0] trunc_ln727_193_fu_1543_p1;
reg   [17:0] trunc_ln727_193_reg_2832;
wire   [35:0] num_V_357_fu_1603_p2;
reg   [35:0] num_V_357_reg_2837;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_181_fu_1609_p2;
reg   [0:0] r_181_reg_2842;
wire   [0:0] r_182_fu_1614_p2;
reg   [0:0] r_182_reg_2847;
wire   [35:0] num_V_359_fu_1675_p2;
reg   [35:0] num_V_359_reg_2852;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_361_fu_1737_p2;
reg   [35:0] num_V_361_reg_2857;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_363_fu_1799_p2;
reg   [35:0] num_V_363_reg_2862;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_365_fu_1861_p2;
reg   [35:0] num_V_365_reg_2867;
wire   [35:0] num_V_367_fu_1923_p2;
reg   [35:0] num_V_367_reg_2872;
wire   [35:0] num_V_369_fu_1985_p2;
reg   [35:0] num_V_369_reg_2877;
wire   [35:0] num_V_371_fu_2047_p2;
reg   [35:0] num_V_371_reg_2882;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_545_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_164_fu_556_p3;
wire   [63:0] i_13_cast_fu_517_p1;
wire   [63:0] tmp_165_fu_575_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_166_fu_589_p3;
wire   [63:0] tmp_167_fu_603_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_168_fu_617_p3;
wire   [63:0] tmp_169_fu_657_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_170_fu_671_p3;
wire   [63:0] tmp_171_fu_722_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_172_fu_736_p3;
wire   [63:0] tmp_173_fu_858_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_174_fu_872_p3;
wire   [63:0] tmp_175_fu_992_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_176_fu_1006_p3;
wire   [63:0] tmp_177_fu_1126_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_178_fu_1140_p3;
reg   [35:0] lhs_fu_124;
wire   [35:0] num_V_fu_2109_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_12;
wire    ap_loop_init;
reg   [3:0] i_fu_128;
reg   [3:0] ap_sig_allocacmp_i_13;
wire   [3:0] add_ln285_fu_511_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_550_p2;
wire   [7:0] or_ln289_128_fu_570_p2;
wire   [7:0] or_ln289_129_fu_584_p2;
wire   [7:0] or_ln289_130_fu_598_p2;
wire   [7:0] or_ln289_131_fu_612_p2;
wire   [7:0] or_ln289_132_fu_652_p2;
wire   [7:0] or_ln289_133_fu_666_p2;
wire   [7:0] or_ln289_134_fu_717_p2;
wire   [7:0] or_ln289_135_fu_731_p2;
wire   [54:0] lhs_343_fu_745_p3;
wire  signed [54:0] sext_ln1245_fu_753_p1;
wire   [54:0] ret_V_fu_756_p2;
wire   [0:0] p_Result_s_fu_772_p3;
wire   [0:0] r_fu_787_p2;
wire   [0:0] or_ln412_144_fu_792_p2;
wire   [0:0] p_Result_545_fu_780_p3;
wire   [0:0] and_ln412_fu_798_p2;
wire   [35:0] num_V_342_fu_762_p4;
wire   [35:0] zext_ln415_144_fu_804_p1;
wire   [7:0] or_ln289_136_fu_853_p2;
wire   [7:0] or_ln289_137_fu_867_p2;
wire   [54:0] lhs_345_fu_881_p3;
wire  signed [54:0] sext_ln1245_110_fu_888_p1;
wire   [54:0] ret_V_166_fu_891_p2;
wire   [0:0] p_Result_516_fu_907_p3;
wire   [0:0] or_ln412_145_fu_922_p2;
wire   [0:0] p_Result_546_fu_915_p3;
wire   [0:0] and_ln412_152_fu_927_p2;
wire   [35:0] num_V_344_fu_897_p4;
wire   [35:0] zext_ln415_145_fu_933_p1;
wire   [7:0] or_ln289_138_fu_987_p2;
wire   [7:0] or_ln289_139_fu_1001_p2;
wire   [54:0] lhs_347_fu_1015_p3;
wire  signed [54:0] sext_ln1245_111_fu_1022_p1;
wire   [54:0] ret_V_167_fu_1025_p2;
wire   [0:0] p_Result_518_fu_1041_p3;
wire   [0:0] or_ln412_146_fu_1056_p2;
wire   [0:0] p_Result_547_fu_1049_p3;
wire   [0:0] and_ln412_153_fu_1061_p2;
wire   [35:0] num_V_346_fu_1031_p4;
wire   [35:0] zext_ln415_146_fu_1067_p1;
wire   [7:0] or_ln289_140_fu_1121_p2;
wire   [7:0] or_ln289_141_fu_1135_p2;
wire   [54:0] lhs_349_fu_1149_p3;
wire  signed [54:0] sext_ln1245_112_fu_1156_p1;
wire   [54:0] ret_V_168_fu_1159_p2;
wire   [0:0] p_Result_520_fu_1175_p3;
wire   [0:0] or_ln412_147_fu_1190_p2;
wire   [0:0] p_Result_548_fu_1183_p3;
wire   [0:0] and_ln412_154_fu_1195_p2;
wire   [35:0] num_V_348_fu_1165_p4;
wire   [35:0] zext_ln415_147_fu_1201_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_351_fu_1255_p3;
wire  signed [54:0] sext_ln1245_113_fu_1262_p1;
wire   [54:0] ret_V_169_fu_1265_p2;
wire   [0:0] p_Result_522_fu_1281_p3;
wire   [0:0] or_ln412_148_fu_1296_p2;
wire   [0:0] p_Result_549_fu_1289_p3;
wire   [0:0] and_ln412_155_fu_1301_p2;
wire   [35:0] num_V_350_fu_1271_p4;
wire   [35:0] zext_ln415_148_fu_1307_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_353_fu_1361_p3;
wire  signed [54:0] sext_ln1245_114_fu_1368_p1;
wire   [54:0] ret_V_170_fu_1371_p2;
wire   [0:0] p_Result_524_fu_1387_p3;
wire   [0:0] or_ln412_149_fu_1402_p2;
wire   [0:0] p_Result_550_fu_1395_p3;
wire   [0:0] and_ln412_156_fu_1407_p2;
wire   [35:0] num_V_352_fu_1377_p4;
wire   [35:0] zext_ln415_149_fu_1413_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_355_fu_1467_p3;
wire  signed [54:0] sext_ln1245_115_fu_1474_p1;
wire   [54:0] ret_V_171_fu_1477_p2;
wire   [0:0] p_Result_526_fu_1493_p3;
wire   [0:0] or_ln412_150_fu_1508_p2;
wire   [0:0] p_Result_551_fu_1501_p3;
wire   [0:0] and_ln412_157_fu_1513_p2;
wire   [35:0] num_V_354_fu_1483_p4;
wire   [35:0] zext_ln415_150_fu_1519_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_357_fu_1547_p3;
wire  signed [54:0] sext_ln1245_116_fu_1554_p1;
wire   [54:0] ret_V_172_fu_1557_p2;
wire   [0:0] p_Result_528_fu_1573_p3;
wire   [0:0] or_ln412_fu_1588_p2;
wire   [0:0] p_Result_552_fu_1581_p3;
wire   [0:0] and_ln412_158_fu_1593_p2;
wire   [35:0] num_V_356_fu_1563_p4;
wire   [35:0] zext_ln415_fu_1599_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_359_fu_1619_p3;
wire  signed [54:0] sext_ln1245_117_fu_1626_p1;
wire   [54:0] ret_V_173_fu_1629_p2;
wire   [0:0] p_Result_530_fu_1645_p3;
wire   [0:0] or_ln412_151_fu_1660_p2;
wire   [0:0] p_Result_553_fu_1653_p3;
wire   [0:0] and_ln412_159_fu_1665_p2;
wire   [35:0] num_V_358_fu_1635_p4;
wire   [35:0] zext_ln415_151_fu_1671_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_361_fu_1681_p3;
wire  signed [54:0] sext_ln1245_118_fu_1688_p1;
wire   [54:0] ret_V_174_fu_1691_p2;
wire   [0:0] p_Result_532_fu_1707_p3;
wire   [0:0] or_ln412_152_fu_1722_p2;
wire   [0:0] p_Result_554_fu_1715_p3;
wire   [0:0] and_ln412_160_fu_1727_p2;
wire   [35:0] num_V_360_fu_1697_p4;
wire   [35:0] zext_ln415_152_fu_1733_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_363_fu_1743_p3;
wire  signed [54:0] sext_ln1245_119_fu_1750_p1;
wire   [54:0] ret_V_175_fu_1753_p2;
wire   [0:0] p_Result_534_fu_1769_p3;
wire   [0:0] or_ln412_153_fu_1784_p2;
wire   [0:0] p_Result_555_fu_1777_p3;
wire   [0:0] and_ln412_161_fu_1789_p2;
wire   [35:0] num_V_362_fu_1759_p4;
wire   [35:0] zext_ln415_153_fu_1795_p1;
wire   [54:0] lhs_365_fu_1805_p3;
wire  signed [54:0] sext_ln1245_120_fu_1812_p1;
wire   [54:0] ret_V_176_fu_1815_p2;
wire   [0:0] p_Result_536_fu_1831_p3;
wire   [0:0] or_ln412_154_fu_1846_p2;
wire   [0:0] p_Result_556_fu_1839_p3;
wire   [0:0] and_ln412_162_fu_1851_p2;
wire   [35:0] num_V_364_fu_1821_p4;
wire   [35:0] zext_ln415_154_fu_1857_p1;
wire   [54:0] lhs_367_fu_1867_p3;
wire  signed [54:0] sext_ln1245_121_fu_1874_p1;
wire   [54:0] ret_V_177_fu_1877_p2;
wire   [0:0] p_Result_538_fu_1893_p3;
wire   [0:0] or_ln412_155_fu_1908_p2;
wire   [0:0] p_Result_557_fu_1901_p3;
wire   [0:0] and_ln412_163_fu_1913_p2;
wire   [35:0] num_V_366_fu_1883_p4;
wire   [35:0] zext_ln415_155_fu_1919_p1;
wire   [54:0] lhs_369_fu_1929_p3;
wire  signed [54:0] sext_ln1245_122_fu_1936_p1;
wire   [54:0] ret_V_178_fu_1939_p2;
wire   [0:0] p_Result_540_fu_1955_p3;
wire   [0:0] or_ln412_156_fu_1970_p2;
wire   [0:0] p_Result_558_fu_1963_p3;
wire   [0:0] and_ln412_164_fu_1975_p2;
wire   [35:0] num_V_368_fu_1945_p4;
wire   [35:0] zext_ln415_156_fu_1981_p1;
wire   [54:0] lhs_371_fu_1991_p3;
wire  signed [54:0] sext_ln1245_123_fu_1998_p1;
wire   [54:0] ret_V_179_fu_2001_p2;
wire   [0:0] p_Result_542_fu_2017_p3;
wire   [0:0] or_ln412_157_fu_2032_p2;
wire   [0:0] p_Result_559_fu_2025_p3;
wire   [0:0] and_ln412_165_fu_2037_p2;
wire   [35:0] num_V_370_fu_2007_p4;
wire   [35:0] zext_ln415_157_fu_2043_p1;
wire   [54:0] lhs_373_fu_2053_p3;
wire  signed [54:0] sext_ln1245_124_fu_2060_p1;
wire   [54:0] ret_V_180_fu_2063_p2;
wire   [0:0] p_Result_544_fu_2079_p3;
wire   [0:0] or_ln412_158_fu_2094_p2;
wire   [0:0] p_Result_560_fu_2087_p3;
wire   [0:0] and_ln412_166_fu_2099_p2;
wire   [35:0] num_V_372_fu_2069_p4;
wire   [35:0] zext_ln415_158_fu_2105_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_0 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_0_address0),
    .ce0(firstDense_f_V_9_0_ce0),
    .q0(firstDense_f_V_9_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_1_address0),
    .ce0(firstDense_f_V_9_1_ce0),
    .q0(firstDense_f_V_9_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_2 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_2_address0),
    .ce0(firstDense_f_V_9_2_ce0),
    .q0(firstDense_f_V_9_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_3 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_3_address0),
    .ce0(firstDense_f_V_9_3_ce0),
    .q0(firstDense_f_V_9_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_4_address0),
    .ce0(firstDense_f_V_9_4_ce0),
    .q0(firstDense_f_V_9_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_5 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_5_address0),
    .ce0(firstDense_f_V_9_5_ce0),
    .q0(firstDense_f_V_9_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_6 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_6_address0),
    .ce0(firstDense_f_V_9_6_ce0),
    .q0(firstDense_f_V_9_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_7 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_7_address0),
    .ce0(firstDense_f_V_9_7_ce0),
    .q0(firstDense_f_V_9_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_8_address0),
    .ce0(firstDense_f_V_9_8_ce0),
    .q0(firstDense_f_V_9_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_9 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_9_address0),
    .ce0(firstDense_f_V_9_9_ce0),
    .q0(firstDense_f_V_9_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_10 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_10_address0),
    .ce0(firstDense_f_V_9_10_ce0),
    .q0(firstDense_f_V_9_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_11 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_11_address0),
    .ce0(firstDense_f_V_9_11_ce0),
    .q0(firstDense_f_V_9_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_12 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_12_address0),
    .ce0(firstDense_f_V_9_12_ce0),
    .q0(firstDense_f_V_9_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_13 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_13_address0),
    .ce0(firstDense_f_V_9_13_ce0),
    .q0(firstDense_f_V_9_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_14 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_14_address0),
    .ce0(firstDense_f_V_9_14_ce0),
    .q0(firstDense_f_V_9_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop213_firstDense_f_V_9_15 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_9_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_9_15_address0),
    .ce0(firstDense_f_V_9_15_ce0),
    .q0(firstDense_f_V_9_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_505_p2 == 1'd0))) begin
            i_fu_128 <= add_ln285_fu_511_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_124 <= 36'd91989;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_124 <= num_V_fu_2109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_168_reg_2266 <= firstDense_f_V_9_1_q0;
        aux2_V_169_reg_2271 <= firstDense_f_V_9_2_q0;
        aux2_V_170_reg_2276 <= firstDense_f_V_9_3_q0;
        aux2_V_171_reg_2281 <= firstDense_f_V_9_4_q0;
        aux2_V_172_reg_2286 <= firstDense_f_V_9_5_q0;
        aux2_V_173_reg_2291 <= firstDense_f_V_9_6_q0;
        aux2_V_174_reg_2296 <= firstDense_f_V_9_7_q0;
        aux2_V_175_reg_2301 <= firstDense_f_V_9_8_q0;
        aux2_V_176_reg_2306 <= firstDense_f_V_9_9_q0;
        aux2_V_177_reg_2311 <= firstDense_f_V_9_10_q0;
        aux2_V_178_reg_2316 <= firstDense_f_V_9_11_q0;
        aux2_V_179_reg_2321 <= firstDense_f_V_9_12_q0;
        aux2_V_180_reg_2326 <= firstDense_f_V_9_13_q0;
        aux2_V_181_reg_2331 <= firstDense_f_V_9_14_q0;
        aux2_V_182_reg_2336 <= firstDense_f_V_9_15_q0;
        aux2_V_reg_2261 <= firstDense_f_V_9_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2139 <= icmp_ln285_fu_505_p2;
        num_V_365_reg_2867 <= num_V_365_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_343_reg_2433 <= num_V_343_fu_808_p2;
        r_168_reg_2438 <= r_168_fu_814_p2;
        r_V_539_reg_2443 <= grp_fu_1892_p_dout0;
        r_V_540_reg_2454 <= grp_fu_1876_p_dout0;
        trunc_ln727_180_reg_2449 <= trunc_ln727_180_fu_819_p1;
        trunc_ln727_181_reg_2460 <= trunc_ln727_181_fu_823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_345_reg_2495 <= num_V_345_fu_937_p2;
        r_169_reg_2500 <= r_169_fu_943_p2;
        r_170_reg_2505 <= r_170_fu_948_p2;
        r_V_541_reg_2510 <= grp_fu_1880_p_dout0;
        r_V_542_reg_2521 <= grp_fu_1884_p_dout0;
        trunc_ln727_182_reg_2516 <= trunc_ln727_182_fu_953_p1;
        trunc_ln727_183_reg_2527 <= trunc_ln727_183_fu_957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_347_reg_2562 <= num_V_347_fu_1071_p2;
        r_171_reg_2567 <= r_171_fu_1077_p2;
        r_172_reg_2572 <= r_172_fu_1082_p2;
        r_V_543_reg_2577 <= grp_fu_1888_p_dout0;
        r_V_544_reg_2588 <= grp_fu_1900_p_dout0;
        trunc_ln727_184_reg_2583 <= trunc_ln727_184_fu_1087_p1;
        trunc_ln727_185_reg_2594 <= trunc_ln727_185_fu_1091_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_349_reg_2629 <= num_V_349_fu_1205_p2;
        r_173_reg_2634 <= r_173_fu_1211_p2;
        r_174_reg_2639 <= r_174_fu_1216_p2;
        r_V_545_reg_2644 <= grp_fu_1908_p_dout0;
        r_V_546_reg_2655 <= grp_fu_1920_p_dout0;
        trunc_ln727_186_reg_2650 <= trunc_ln727_186_fu_1221_p1;
        trunc_ln727_187_reg_2661 <= trunc_ln727_187_fu_1225_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_351_reg_2686 <= num_V_351_fu_1311_p2;
        r_175_reg_2691 <= r_175_fu_1317_p2;
        r_176_reg_2696 <= r_176_fu_1322_p2;
        r_V_547_reg_2701 <= grp_fu_1924_p_dout0;
        r_V_548_reg_2712 <= grp_fu_1928_p_dout0;
        trunc_ln727_188_reg_2707 <= trunc_ln727_188_fu_1327_p1;
        trunc_ln727_189_reg_2718 <= trunc_ln727_189_fu_1331_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_353_reg_2743 <= num_V_353_fu_1417_p2;
        r_177_reg_2748 <= r_177_fu_1423_p2;
        r_178_reg_2753 <= r_178_fu_1428_p2;
        r_V_549_reg_2758 <= grp_fu_1932_p_dout0;
        r_V_550_reg_2769 <= grp_fu_1968_p_dout0;
        trunc_ln727_190_reg_2764 <= trunc_ln727_190_fu_1433_p1;
        trunc_ln727_191_reg_2775 <= trunc_ln727_191_fu_1437_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_355_reg_2800 <= num_V_355_fu_1523_p2;
        r_179_reg_2805 <= r_179_fu_1529_p2;
        r_180_reg_2810 <= r_180_fu_1534_p2;
        r_V_551_reg_2815 <= grp_fu_1936_p_dout0;
        r_V_552_reg_2826 <= grp_fu_1916_p_dout0;
        trunc_ln727_192_reg_2821 <= trunc_ln727_192_fu_1539_p1;
        trunc_ln727_193_reg_2832 <= trunc_ln727_193_fu_1543_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_357_reg_2837 <= num_V_357_fu_1603_p2;
        r_181_reg_2842 <= r_181_fu_1609_p2;
        r_182_reg_2847 <= r_182_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_359_reg_2852 <= num_V_359_fu_1675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_361_reg_2857 <= num_V_361_fu_1737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_363_reg_2862 <= num_V_363_fu_1799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_367_reg_2872 <= num_V_367_fu_1923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_369_reg_2877 <= num_V_369_fu_1985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_371_reg_2882 <= num_V_371_fu_2047_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_538_reg_2392 <= grp_fu_1868_p_dout0;
        r_V_reg_2381 <= grp_fu_1872_p_dout0;
        trunc_ln727_179_reg_2398 <= trunc_ln727_179_fu_684_p1;
        trunc_ln727_reg_2387 <= trunc_ln727_fu_680_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2139 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_484 <= m_0_q1;
        reg_488 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2143[7 : 4] <= tmp_s_fu_537_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2139 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_13 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_13 = i_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_12 = num_V_fu_2109_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_12 = lhs_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_9_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_9_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_178_fu_1140_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_176_fu_1006_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_174_fu_872_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_172_fu_736_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_170_fu_671_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_168_fu_617_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_166_fu_589_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_164_fu_556_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_177_fu_1126_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_175_fu_992_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_173_fu_858_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_171_fu_722_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_169_fu_657_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_167_fu_603_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_165_fu_575_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_545_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2139 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_832_out_ap_vld = 1'b1;
    end else begin
        num_V_832_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_511_p2 = (ap_sig_allocacmp_i_13 + 4'd1);

assign and_ln412_152_fu_927_p2 = (p_Result_546_fu_915_p3 & or_ln412_145_fu_922_p2);

assign and_ln412_153_fu_1061_p2 = (p_Result_547_fu_1049_p3 & or_ln412_146_fu_1056_p2);

assign and_ln412_154_fu_1195_p2 = (p_Result_548_fu_1183_p3 & or_ln412_147_fu_1190_p2);

assign and_ln412_155_fu_1301_p2 = (p_Result_549_fu_1289_p3 & or_ln412_148_fu_1296_p2);

assign and_ln412_156_fu_1407_p2 = (p_Result_550_fu_1395_p3 & or_ln412_149_fu_1402_p2);

assign and_ln412_157_fu_1513_p2 = (p_Result_551_fu_1501_p3 & or_ln412_150_fu_1508_p2);

assign and_ln412_158_fu_1593_p2 = (p_Result_552_fu_1581_p3 & or_ln412_fu_1588_p2);

assign and_ln412_159_fu_1665_p2 = (p_Result_553_fu_1653_p3 & or_ln412_151_fu_1660_p2);

assign and_ln412_160_fu_1727_p2 = (p_Result_554_fu_1715_p3 & or_ln412_152_fu_1722_p2);

assign and_ln412_161_fu_1789_p2 = (p_Result_555_fu_1777_p3 & or_ln412_153_fu_1784_p2);

assign and_ln412_162_fu_1851_p2 = (p_Result_556_fu_1839_p3 & or_ln412_154_fu_1846_p2);

assign and_ln412_163_fu_1913_p2 = (p_Result_557_fu_1901_p3 & or_ln412_155_fu_1908_p2);

assign and_ln412_164_fu_1975_p2 = (p_Result_558_fu_1963_p3 & or_ln412_156_fu_1970_p2);

assign and_ln412_165_fu_2037_p2 = (p_Result_559_fu_2025_p3 & or_ln412_157_fu_2032_p2);

assign and_ln412_166_fu_2099_p2 = (p_Result_560_fu_2087_p3 & or_ln412_158_fu_2094_p2);

assign and_ln412_fu_798_p2 = (p_Result_545_fu_780_p3 & or_ln412_144_fu_792_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_9_0_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_10_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_11_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_12_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_13_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_14_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_15_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_1_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_2_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_3_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_4_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_5_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_6_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_7_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_8_address0 = i_13_cast_fu_517_p1;

assign firstDense_f_V_9_9_address0 = i_13_cast_fu_517_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_151_fu_643_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_138_fu_639_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_fu_630_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_fu_626_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_153_fu_705_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_140_fu_701_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_154_fu_831_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_141_fu_827_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_155_fu_844_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_142_fu_840_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_156_fu_965_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_143_fu_961_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_152_fu_692_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_139_fu_688_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_157_fu_978_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_144_fu_974_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_158_fu_1099_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_145_fu_1095_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_165_fu_1458_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_152_fu_1454_p1;

assign grp_fu_1920_p_ce = 1'b1;

assign grp_fu_1920_p_din0 = sext_ln1171_159_fu_1112_p1;

assign grp_fu_1920_p_din1 = zext_ln1168_146_fu_1108_p1;

assign grp_fu_1924_p_ce = 1'b1;

assign grp_fu_1924_p_din0 = sext_ln1171_160_fu_1233_p1;

assign grp_fu_1924_p_din1 = zext_ln1168_147_fu_1229_p1;

assign grp_fu_1928_p_ce = 1'b1;

assign grp_fu_1928_p_din0 = sext_ln1171_161_fu_1246_p1;

assign grp_fu_1928_p_din1 = zext_ln1168_148_fu_1242_p1;

assign grp_fu_1932_p_ce = 1'b1;

assign grp_fu_1932_p_din0 = sext_ln1171_162_fu_1339_p1;

assign grp_fu_1932_p_din1 = zext_ln1168_149_fu_1335_p1;

assign grp_fu_1936_p_ce = 1'b1;

assign grp_fu_1936_p_din0 = sext_ln1171_164_fu_1445_p1;

assign grp_fu_1936_p_din1 = zext_ln1168_151_fu_1441_p1;

assign grp_fu_1968_p_ce = 1'b1;

assign grp_fu_1968_p_din0 = sext_ln1171_163_fu_1352_p1;

assign grp_fu_1968_p_din1 = zext_ln1168_150_fu_1348_p1;

assign i_13_cast_fu_517_p1 = ap_sig_allocacmp_i_13;

assign icmp_ln285_fu_505_p2 = ((ap_sig_allocacmp_i_13 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_343_fu_745_p3 = {{ap_sig_allocacmp_lhs_load_12}, {19'd0}};

assign lhs_345_fu_881_p3 = {{num_V_343_reg_2433}, {19'd0}};

assign lhs_347_fu_1015_p3 = {{num_V_345_reg_2495}, {19'd0}};

assign lhs_349_fu_1149_p3 = {{num_V_347_reg_2562}, {19'd0}};

assign lhs_351_fu_1255_p3 = {{num_V_349_reg_2629}, {19'd0}};

assign lhs_353_fu_1361_p3 = {{num_V_351_reg_2686}, {19'd0}};

assign lhs_355_fu_1467_p3 = {{num_V_353_reg_2743}, {19'd0}};

assign lhs_357_fu_1547_p3 = {{num_V_355_reg_2800}, {19'd0}};

assign lhs_359_fu_1619_p3 = {{num_V_357_reg_2837}, {19'd0}};

assign lhs_361_fu_1681_p3 = {{num_V_359_reg_2852}, {19'd0}};

assign lhs_363_fu_1743_p3 = {{num_V_361_reg_2857}, {19'd0}};

assign lhs_365_fu_1805_p3 = {{num_V_363_reg_2862}, {19'd0}};

assign lhs_367_fu_1867_p3 = {{num_V_365_reg_2867}, {19'd0}};

assign lhs_369_fu_1929_p3 = {{num_V_367_reg_2872}, {19'd0}};

assign lhs_371_fu_1991_p3 = {{num_V_369_reg_2877}, {19'd0}};

assign lhs_373_fu_2053_p3 = {{num_V_371_reg_2882}, {19'd0}};

assign num_V_342_fu_762_p4 = {{ret_V_fu_756_p2[54:19]}};

assign num_V_343_fu_808_p2 = (num_V_342_fu_762_p4 + zext_ln415_144_fu_804_p1);

assign num_V_344_fu_897_p4 = {{ret_V_166_fu_891_p2[54:19]}};

assign num_V_345_fu_937_p2 = (num_V_344_fu_897_p4 + zext_ln415_145_fu_933_p1);

assign num_V_346_fu_1031_p4 = {{ret_V_167_fu_1025_p2[54:19]}};

assign num_V_347_fu_1071_p2 = (num_V_346_fu_1031_p4 + zext_ln415_146_fu_1067_p1);

assign num_V_348_fu_1165_p4 = {{ret_V_168_fu_1159_p2[54:19]}};

assign num_V_349_fu_1205_p2 = (num_V_348_fu_1165_p4 + zext_ln415_147_fu_1201_p1);

assign num_V_350_fu_1271_p4 = {{ret_V_169_fu_1265_p2[54:19]}};

assign num_V_351_fu_1311_p2 = (num_V_350_fu_1271_p4 + zext_ln415_148_fu_1307_p1);

assign num_V_352_fu_1377_p4 = {{ret_V_170_fu_1371_p2[54:19]}};

assign num_V_353_fu_1417_p2 = (num_V_352_fu_1377_p4 + zext_ln415_149_fu_1413_p1);

assign num_V_354_fu_1483_p4 = {{ret_V_171_fu_1477_p2[54:19]}};

assign num_V_355_fu_1523_p2 = (num_V_354_fu_1483_p4 + zext_ln415_150_fu_1519_p1);

assign num_V_356_fu_1563_p4 = {{ret_V_172_fu_1557_p2[54:19]}};

assign num_V_357_fu_1603_p2 = (num_V_356_fu_1563_p4 + zext_ln415_fu_1599_p1);

assign num_V_358_fu_1635_p4 = {{ret_V_173_fu_1629_p2[54:19]}};

assign num_V_359_fu_1675_p2 = (num_V_358_fu_1635_p4 + zext_ln415_151_fu_1671_p1);

assign num_V_360_fu_1697_p4 = {{ret_V_174_fu_1691_p2[54:19]}};

assign num_V_361_fu_1737_p2 = (num_V_360_fu_1697_p4 + zext_ln415_152_fu_1733_p1);

assign num_V_362_fu_1759_p4 = {{ret_V_175_fu_1753_p2[54:19]}};

assign num_V_363_fu_1799_p2 = (num_V_362_fu_1759_p4 + zext_ln415_153_fu_1795_p1);

assign num_V_364_fu_1821_p4 = {{ret_V_176_fu_1815_p2[54:19]}};

assign num_V_365_fu_1861_p2 = (num_V_364_fu_1821_p4 + zext_ln415_154_fu_1857_p1);

assign num_V_366_fu_1883_p4 = {{ret_V_177_fu_1877_p2[54:19]}};

assign num_V_367_fu_1923_p2 = (num_V_366_fu_1883_p4 + zext_ln415_155_fu_1919_p1);

assign num_V_368_fu_1945_p4 = {{ret_V_178_fu_1939_p2[54:19]}};

assign num_V_369_fu_1985_p2 = (num_V_368_fu_1945_p4 + zext_ln415_156_fu_1981_p1);

assign num_V_370_fu_2007_p4 = {{ret_V_179_fu_2001_p2[54:19]}};

assign num_V_371_fu_2047_p2 = (num_V_370_fu_2007_p4 + zext_ln415_157_fu_2043_p1);

assign num_V_372_fu_2069_p4 = {{ret_V_180_fu_2063_p2[54:19]}};

assign num_V_832_out = lhs_fu_124;

assign num_V_fu_2109_p2 = (num_V_372_fu_2069_p4 + zext_ln415_158_fu_2105_p1);

assign or_ln289_128_fu_570_p2 = (tmp_s_reg_2143 | 8'd2);

assign or_ln289_129_fu_584_p2 = (tmp_s_reg_2143 | 8'd3);

assign or_ln289_130_fu_598_p2 = (tmp_s_reg_2143 | 8'd4);

assign or_ln289_131_fu_612_p2 = (tmp_s_reg_2143 | 8'd5);

assign or_ln289_132_fu_652_p2 = (tmp_s_reg_2143 | 8'd6);

assign or_ln289_133_fu_666_p2 = (tmp_s_reg_2143 | 8'd7);

assign or_ln289_134_fu_717_p2 = (tmp_s_reg_2143 | 8'd8);

assign or_ln289_135_fu_731_p2 = (tmp_s_reg_2143 | 8'd9);

assign or_ln289_136_fu_853_p2 = (tmp_s_reg_2143 | 8'd10);

assign or_ln289_137_fu_867_p2 = (tmp_s_reg_2143 | 8'd11);

assign or_ln289_138_fu_987_p2 = (tmp_s_reg_2143 | 8'd12);

assign or_ln289_139_fu_1001_p2 = (tmp_s_reg_2143 | 8'd13);

assign or_ln289_140_fu_1121_p2 = (tmp_s_reg_2143 | 8'd14);

assign or_ln289_141_fu_1135_p2 = (tmp_s_reg_2143 | 8'd15);

assign or_ln289_fu_550_p2 = (tmp_s_fu_537_p3 | 8'd1);

assign or_ln412_144_fu_792_p2 = (r_fu_787_p2 | p_Result_s_fu_772_p3);

assign or_ln412_145_fu_922_p2 = (r_168_reg_2438 | p_Result_516_fu_907_p3);

assign or_ln412_146_fu_1056_p2 = (r_169_reg_2500 | p_Result_518_fu_1041_p3);

assign or_ln412_147_fu_1190_p2 = (r_170_reg_2505 | p_Result_520_fu_1175_p3);

assign or_ln412_148_fu_1296_p2 = (r_171_reg_2567 | p_Result_522_fu_1281_p3);

assign or_ln412_149_fu_1402_p2 = (r_172_reg_2572 | p_Result_524_fu_1387_p3);

assign or_ln412_150_fu_1508_p2 = (r_173_reg_2634 | p_Result_526_fu_1493_p3);

assign or_ln412_151_fu_1660_p2 = (r_175_reg_2691 | p_Result_530_fu_1645_p3);

assign or_ln412_152_fu_1722_p2 = (r_176_reg_2696 | p_Result_532_fu_1707_p3);

assign or_ln412_153_fu_1784_p2 = (r_177_reg_2748 | p_Result_534_fu_1769_p3);

assign or_ln412_154_fu_1846_p2 = (r_178_reg_2753 | p_Result_536_fu_1831_p3);

assign or_ln412_155_fu_1908_p2 = (r_179_reg_2805 | p_Result_538_fu_1893_p3);

assign or_ln412_156_fu_1970_p2 = (r_180_reg_2810 | p_Result_540_fu_1955_p3);

assign or_ln412_157_fu_2032_p2 = (r_181_reg_2842 | p_Result_542_fu_2017_p3);

assign or_ln412_158_fu_2094_p2 = (r_182_reg_2847 | p_Result_544_fu_2079_p3);

assign or_ln412_fu_1588_p2 = (r_174_reg_2639 | p_Result_528_fu_1573_p3);

assign p_Result_516_fu_907_p3 = ret_V_166_fu_891_p2[32'd19];

assign p_Result_518_fu_1041_p3 = ret_V_167_fu_1025_p2[32'd19];

assign p_Result_520_fu_1175_p3 = ret_V_168_fu_1159_p2[32'd19];

assign p_Result_522_fu_1281_p3 = ret_V_169_fu_1265_p2[32'd19];

assign p_Result_524_fu_1387_p3 = ret_V_170_fu_1371_p2[32'd19];

assign p_Result_526_fu_1493_p3 = ret_V_171_fu_1477_p2[32'd19];

assign p_Result_528_fu_1573_p3 = ret_V_172_fu_1557_p2[32'd19];

assign p_Result_530_fu_1645_p3 = ret_V_173_fu_1629_p2[32'd19];

assign p_Result_532_fu_1707_p3 = ret_V_174_fu_1691_p2[32'd19];

assign p_Result_534_fu_1769_p3 = ret_V_175_fu_1753_p2[32'd19];

assign p_Result_536_fu_1831_p3 = ret_V_176_fu_1815_p2[32'd19];

assign p_Result_538_fu_1893_p3 = ret_V_177_fu_1877_p2[32'd19];

assign p_Result_540_fu_1955_p3 = ret_V_178_fu_1939_p2[32'd19];

assign p_Result_542_fu_2017_p3 = ret_V_179_fu_2001_p2[32'd19];

assign p_Result_544_fu_2079_p3 = ret_V_180_fu_2063_p2[32'd19];

assign p_Result_545_fu_780_p3 = r_V_reg_2381[32'd18];

assign p_Result_546_fu_915_p3 = r_V_538_reg_2392[32'd18];

assign p_Result_547_fu_1049_p3 = r_V_539_reg_2443[32'd18];

assign p_Result_548_fu_1183_p3 = r_V_540_reg_2454[32'd18];

assign p_Result_549_fu_1289_p3 = r_V_541_reg_2510[32'd18];

assign p_Result_550_fu_1395_p3 = r_V_542_reg_2521[32'd18];

assign p_Result_551_fu_1501_p3 = r_V_543_reg_2577[32'd18];

assign p_Result_552_fu_1581_p3 = r_V_544_reg_2588[32'd18];

assign p_Result_553_fu_1653_p3 = r_V_545_reg_2644[32'd18];

assign p_Result_554_fu_1715_p3 = r_V_546_reg_2655[32'd18];

assign p_Result_555_fu_1777_p3 = r_V_547_reg_2701[32'd18];

assign p_Result_556_fu_1839_p3 = r_V_548_reg_2712[32'd18];

assign p_Result_557_fu_1901_p3 = r_V_549_reg_2758[32'd18];

assign p_Result_558_fu_1963_p3 = r_V_550_reg_2769[32'd18];

assign p_Result_559_fu_2025_p3 = r_V_551_reg_2815[32'd18];

assign p_Result_560_fu_2087_p3 = r_V_552_reg_2826[32'd18];

assign p_Result_s_fu_772_p3 = ret_V_fu_756_p2[32'd19];

assign r_168_fu_814_p2 = ((trunc_ln727_179_reg_2398 != 18'd0) ? 1'b1 : 1'b0);

assign r_169_fu_943_p2 = ((trunc_ln727_180_reg_2449 != 18'd0) ? 1'b1 : 1'b0);

assign r_170_fu_948_p2 = ((trunc_ln727_181_reg_2460 != 18'd0) ? 1'b1 : 1'b0);

assign r_171_fu_1077_p2 = ((trunc_ln727_182_reg_2516 != 18'd0) ? 1'b1 : 1'b0);

assign r_172_fu_1082_p2 = ((trunc_ln727_183_reg_2527 != 18'd0) ? 1'b1 : 1'b0);

assign r_173_fu_1211_p2 = ((trunc_ln727_184_reg_2583 != 18'd0) ? 1'b1 : 1'b0);

assign r_174_fu_1216_p2 = ((trunc_ln727_185_reg_2594 != 18'd0) ? 1'b1 : 1'b0);

assign r_175_fu_1317_p2 = ((trunc_ln727_186_reg_2650 != 18'd0) ? 1'b1 : 1'b0);

assign r_176_fu_1322_p2 = ((trunc_ln727_187_reg_2661 != 18'd0) ? 1'b1 : 1'b0);

assign r_177_fu_1423_p2 = ((trunc_ln727_188_reg_2707 != 18'd0) ? 1'b1 : 1'b0);

assign r_178_fu_1428_p2 = ((trunc_ln727_189_reg_2718 != 18'd0) ? 1'b1 : 1'b0);

assign r_179_fu_1529_p2 = ((trunc_ln727_190_reg_2764 != 18'd0) ? 1'b1 : 1'b0);

assign r_180_fu_1534_p2 = ((trunc_ln727_191_reg_2775 != 18'd0) ? 1'b1 : 1'b0);

assign r_181_fu_1609_p2 = ((trunc_ln727_192_reg_2821 != 18'd0) ? 1'b1 : 1'b0);

assign r_182_fu_1614_p2 = ((trunc_ln727_193_reg_2832 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_787_p2 = ((trunc_ln727_reg_2387 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_166_fu_891_p2 = ($signed(lhs_345_fu_881_p3) + $signed(sext_ln1245_110_fu_888_p1));

assign ret_V_167_fu_1025_p2 = ($signed(lhs_347_fu_1015_p3) + $signed(sext_ln1245_111_fu_1022_p1));

assign ret_V_168_fu_1159_p2 = ($signed(lhs_349_fu_1149_p3) + $signed(sext_ln1245_112_fu_1156_p1));

assign ret_V_169_fu_1265_p2 = ($signed(lhs_351_fu_1255_p3) + $signed(sext_ln1245_113_fu_1262_p1));

assign ret_V_170_fu_1371_p2 = ($signed(lhs_353_fu_1361_p3) + $signed(sext_ln1245_114_fu_1368_p1));

assign ret_V_171_fu_1477_p2 = ($signed(lhs_355_fu_1467_p3) + $signed(sext_ln1245_115_fu_1474_p1));

assign ret_V_172_fu_1557_p2 = ($signed(lhs_357_fu_1547_p3) + $signed(sext_ln1245_116_fu_1554_p1));

assign ret_V_173_fu_1629_p2 = ($signed(lhs_359_fu_1619_p3) + $signed(sext_ln1245_117_fu_1626_p1));

assign ret_V_174_fu_1691_p2 = ($signed(lhs_361_fu_1681_p3) + $signed(sext_ln1245_118_fu_1688_p1));

assign ret_V_175_fu_1753_p2 = ($signed(lhs_363_fu_1743_p3) + $signed(sext_ln1245_119_fu_1750_p1));

assign ret_V_176_fu_1815_p2 = ($signed(lhs_365_fu_1805_p3) + $signed(sext_ln1245_120_fu_1812_p1));

assign ret_V_177_fu_1877_p2 = ($signed(lhs_367_fu_1867_p3) + $signed(sext_ln1245_121_fu_1874_p1));

assign ret_V_178_fu_1939_p2 = ($signed(lhs_369_fu_1929_p3) + $signed(sext_ln1245_122_fu_1936_p1));

assign ret_V_179_fu_2001_p2 = ($signed(lhs_371_fu_1991_p3) + $signed(sext_ln1245_123_fu_1998_p1));

assign ret_V_180_fu_2063_p2 = ($signed(lhs_373_fu_2053_p3) + $signed(sext_ln1245_124_fu_2060_p1));

assign ret_V_fu_756_p2 = ($signed(lhs_343_fu_745_p3) + $signed(sext_ln1245_fu_753_p1));

assign sext_ln1171_151_fu_643_p1 = $signed(aux2_V_168_reg_2266);

assign sext_ln1171_152_fu_692_p1 = $signed(aux2_V_169_reg_2271);

assign sext_ln1171_153_fu_705_p1 = $signed(aux2_V_170_reg_2276);

assign sext_ln1171_154_fu_831_p1 = $signed(aux2_V_171_reg_2281);

assign sext_ln1171_155_fu_844_p1 = $signed(aux2_V_172_reg_2286);

assign sext_ln1171_156_fu_965_p1 = $signed(aux2_V_173_reg_2291);

assign sext_ln1171_157_fu_978_p1 = $signed(aux2_V_174_reg_2296);

assign sext_ln1171_158_fu_1099_p1 = $signed(aux2_V_175_reg_2301);

assign sext_ln1171_159_fu_1112_p1 = $signed(aux2_V_176_reg_2306);

assign sext_ln1171_160_fu_1233_p1 = $signed(aux2_V_177_reg_2311);

assign sext_ln1171_161_fu_1246_p1 = $signed(aux2_V_178_reg_2316);

assign sext_ln1171_162_fu_1339_p1 = $signed(aux2_V_179_reg_2321);

assign sext_ln1171_163_fu_1352_p1 = $signed(aux2_V_180_reg_2326);

assign sext_ln1171_164_fu_1445_p1 = $signed(aux2_V_181_reg_2331);

assign sext_ln1171_165_fu_1458_p1 = $signed(aux2_V_182_reg_2336);

assign sext_ln1171_fu_630_p1 = $signed(aux2_V_reg_2261);

assign sext_ln1245_110_fu_888_p1 = r_V_538_reg_2392;

assign sext_ln1245_111_fu_1022_p1 = r_V_539_reg_2443;

assign sext_ln1245_112_fu_1156_p1 = r_V_540_reg_2454;

assign sext_ln1245_113_fu_1262_p1 = r_V_541_reg_2510;

assign sext_ln1245_114_fu_1368_p1 = r_V_542_reg_2521;

assign sext_ln1245_115_fu_1474_p1 = r_V_543_reg_2577;

assign sext_ln1245_116_fu_1554_p1 = r_V_544_reg_2588;

assign sext_ln1245_117_fu_1626_p1 = r_V_545_reg_2644;

assign sext_ln1245_118_fu_1688_p1 = r_V_546_reg_2655;

assign sext_ln1245_119_fu_1750_p1 = r_V_547_reg_2701;

assign sext_ln1245_120_fu_1812_p1 = r_V_548_reg_2712;

assign sext_ln1245_121_fu_1874_p1 = r_V_549_reg_2758;

assign sext_ln1245_122_fu_1936_p1 = r_V_550_reg_2769;

assign sext_ln1245_123_fu_1998_p1 = r_V_551_reg_2815;

assign sext_ln1245_124_fu_2060_p1 = r_V_552_reg_2826;

assign sext_ln1245_fu_753_p1 = r_V_reg_2381;

assign tmp_164_fu_556_p3 = {{56'd0}, {or_ln289_fu_550_p2}};

assign tmp_165_fu_575_p3 = {{56'd0}, {or_ln289_128_fu_570_p2}};

assign tmp_166_fu_589_p3 = {{56'd0}, {or_ln289_129_fu_584_p2}};

assign tmp_167_fu_603_p3 = {{56'd0}, {or_ln289_130_fu_598_p2}};

assign tmp_168_fu_617_p3 = {{56'd0}, {or_ln289_131_fu_612_p2}};

assign tmp_169_fu_657_p3 = {{56'd0}, {or_ln289_132_fu_652_p2}};

assign tmp_170_fu_671_p3 = {{56'd0}, {or_ln289_133_fu_666_p2}};

assign tmp_171_fu_722_p3 = {{56'd0}, {or_ln289_134_fu_717_p2}};

assign tmp_172_fu_736_p3 = {{56'd0}, {or_ln289_135_fu_731_p2}};

assign tmp_173_fu_858_p3 = {{56'd0}, {or_ln289_136_fu_853_p2}};

assign tmp_174_fu_872_p3 = {{56'd0}, {or_ln289_137_fu_867_p2}};

assign tmp_175_fu_992_p3 = {{56'd0}, {or_ln289_138_fu_987_p2}};

assign tmp_176_fu_1006_p3 = {{56'd0}, {or_ln289_139_fu_1001_p2}};

assign tmp_177_fu_1126_p3 = {{56'd0}, {or_ln289_140_fu_1121_p2}};

assign tmp_178_fu_1140_p3 = {{56'd0}, {or_ln289_141_fu_1135_p2}};

assign tmp_s_fu_537_p3 = {{ap_sig_allocacmp_i_13}, {4'd0}};

assign trunc_ln727_179_fu_684_p1 = grp_fu_1868_p_dout0[17:0];

assign trunc_ln727_180_fu_819_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_181_fu_823_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_182_fu_953_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_183_fu_957_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_184_fu_1087_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_185_fu_1091_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_186_fu_1221_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_187_fu_1225_p1 = grp_fu_1920_p_dout0[17:0];

assign trunc_ln727_188_fu_1327_p1 = grp_fu_1924_p_dout0[17:0];

assign trunc_ln727_189_fu_1331_p1 = grp_fu_1928_p_dout0[17:0];

assign trunc_ln727_190_fu_1433_p1 = grp_fu_1932_p_dout0[17:0];

assign trunc_ln727_191_fu_1437_p1 = grp_fu_1968_p_dout0[17:0];

assign trunc_ln727_192_fu_1539_p1 = grp_fu_1936_p_dout0[17:0];

assign trunc_ln727_193_fu_1543_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_fu_680_p1 = grp_fu_1872_p_dout0[17:0];

assign zext_ln1168_138_fu_639_p1 = reg_488;

assign zext_ln1168_139_fu_688_p1 = reg_484;

assign zext_ln1168_140_fu_701_p1 = reg_488;

assign zext_ln1168_141_fu_827_p1 = reg_484;

assign zext_ln1168_142_fu_840_p1 = reg_488;

assign zext_ln1168_143_fu_961_p1 = reg_484;

assign zext_ln1168_144_fu_974_p1 = reg_488;

assign zext_ln1168_145_fu_1095_p1 = reg_484;

assign zext_ln1168_146_fu_1108_p1 = reg_488;

assign zext_ln1168_147_fu_1229_p1 = reg_484;

assign zext_ln1168_148_fu_1242_p1 = reg_488;

assign zext_ln1168_149_fu_1335_p1 = reg_484;

assign zext_ln1168_150_fu_1348_p1 = reg_488;

assign zext_ln1168_151_fu_1441_p1 = reg_484;

assign zext_ln1168_152_fu_1454_p1 = reg_488;

assign zext_ln1168_fu_626_p1 = reg_484;

assign zext_ln289_fu_545_p1 = tmp_s_fu_537_p3;

assign zext_ln415_144_fu_804_p1 = and_ln412_fu_798_p2;

assign zext_ln415_145_fu_933_p1 = and_ln412_152_fu_927_p2;

assign zext_ln415_146_fu_1067_p1 = and_ln412_153_fu_1061_p2;

assign zext_ln415_147_fu_1201_p1 = and_ln412_154_fu_1195_p2;

assign zext_ln415_148_fu_1307_p1 = and_ln412_155_fu_1301_p2;

assign zext_ln415_149_fu_1413_p1 = and_ln412_156_fu_1407_p2;

assign zext_ln415_150_fu_1519_p1 = and_ln412_157_fu_1513_p2;

assign zext_ln415_151_fu_1671_p1 = and_ln412_159_fu_1665_p2;

assign zext_ln415_152_fu_1733_p1 = and_ln412_160_fu_1727_p2;

assign zext_ln415_153_fu_1795_p1 = and_ln412_161_fu_1789_p2;

assign zext_ln415_154_fu_1857_p1 = and_ln412_162_fu_1851_p2;

assign zext_ln415_155_fu_1919_p1 = and_ln412_163_fu_1913_p2;

assign zext_ln415_156_fu_1981_p1 = and_ln412_164_fu_1975_p2;

assign zext_ln415_157_fu_2043_p1 = and_ln412_165_fu_2037_p2;

assign zext_ln415_158_fu_2105_p1 = and_ln412_166_fu_2099_p2;

assign zext_ln415_fu_1599_p1 = and_ln412_158_fu_1593_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2143[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop213
