Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat Jun  5 22:23:22 2021
| Host             : DESKTOP-IRRHKJS running 64-bit major release  (build 9200)
| Command          : report_power -file cis_sobel_wrapper_power_routed.rpt -pb cis_sobel_wrapper_power_summary_routed.pb -rpx cis_sobel_wrapper_power_routed.rpx
| Design           : cis_sobel_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.049        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.941        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.2         |
| Junction Temperature (C) | 29.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.060 |       56 |       --- |             --- |
| Slice Logic              |     0.048 |    62398 |       --- |             --- |
|   LUT as Logic           |     0.041 |    24050 |     63400 |           37.93 |
|   Register               |     0.003 |    26919 |    126800 |           21.23 |
|   CARRY4                 |     0.003 |      949 |     15850 |            5.99 |
|   LUT as Distributed RAM |    <0.001 |     1248 |     19000 |            6.57 |
|   LUT as Shift Register  |    <0.001 |     1265 |     19000 |            6.66 |
|   F7/F8 Muxes            |    <0.001 |      765 |     63400 |            1.21 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |     1338 |       --- |             --- |
| Signals                  |     0.063 |    47771 |       --- |             --- |
| Block RAM                |     0.020 |     42.5 |       135 |           31.48 |
| MMCM                     |     0.202 |        2 |         6 |           33.33 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| I/O                      |     0.316 |      156 |       210 |           74.29 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     1.049 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.253 |       0.234 |      0.019 |
| Vccaux    |       1.800 |     0.293 |       0.275 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.130 |       0.126 |      0.004 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                       | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk                                                                                                                                                         | clk                                                                                                                                                                                                                          |            10.0 |
| clk_100m_cis_sobel_clk_wiz_0_0                                                                                                                              | cis_sobel_i/clk_wiz_0/inst/clk_100m_cis_sobel_clk_wiz_0_0                                                                                                                                                                    |            10.0 |
| clk_100m_cis_sobel_clk_wiz_0_0_1                                                                                                                            | cis_sobel_i/clk_wiz_0/inst/clk_100m_cis_sobel_clk_wiz_0_0                                                                                                                                                                    |            10.0 |
| clk_16m_cis_sobel_clk_wiz_0_0                                                                                                                               | cis_sobel_i/clk_wiz_0/inst/clk_16m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            63.0 |
| clk_16m_cis_sobel_clk_wiz_0_0_1                                                                                                                             | cis_sobel_i/clk_wiz_0/inst/clk_16m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            63.0 |
| clk_200m_cis_sobel_clk_wiz_0_0                                                                                                                              | cis_sobel_i/clk_wiz_0/inst/clk_200m_cis_sobel_clk_wiz_0_0                                                                                                                                                                    |             5.0 |
| clk_200m_cis_sobel_clk_wiz_0_0_1                                                                                                                            | cis_sobel_i/clk_wiz_0/inst/clk_200m_cis_sobel_clk_wiz_0_0                                                                                                                                                                    |             5.0 |
| clk_24m_cis_sobel_clk_wiz_0_0                                                                                                                               | cis_sobel_i/clk_wiz_0/inst/clk_24m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            42.0 |
| clk_24m_cis_sobel_clk_wiz_0_0_1                                                                                                                             | cis_sobel_i/clk_wiz_0/inst/clk_24m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            42.0 |
| clk_25m_cis_sobel_clk_wiz_0_0                                                                                                                               | cis_sobel_i/clk_wiz_0/inst/clk_25m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            40.0 |
| clk_25m_cis_sobel_clk_wiz_0_0_1                                                                                                                             | cis_sobel_i/clk_wiz_0/inst/clk_25m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            40.0 |
| clk_50m_cis_sobel_clk_wiz_0_0                                                                                                                               | cis_sobel_i/clk_wiz_0/inst/clk_50m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            20.0 |
| clk_50m_cis_sobel_clk_wiz_0_0_1                                                                                                                             | cis_sobel_i/clk_wiz_0/inst/clk_50m_cis_sobel_clk_wiz_0_0                                                                                                                                                                     |            20.0 |
| clk_8388m_cis_sobel_clk_wiz_0_0                                                                                                                             | cis_sobel_i/clk_wiz_0/inst/clk_8388m_cis_sobel_clk_wiz_0_0                                                                                                                                                                   |           119.0 |
| clk_8388m_cis_sobel_clk_wiz_0_0_1                                                                                                                           | cis_sobel_i/clk_wiz_0/inst/clk_8388m_cis_sobel_clk_wiz_0_0                                                                                                                                                                   |           119.0 |
| clk_pll_i                                                                                                                                                   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clk_pll_i_1                                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clkfbout_cis_sobel_clk_wiz_0_0                                                                                                                              | cis_sobel_i/clk_wiz_0/inst/clkfbout_cis_sobel_clk_wiz_0_0                                                                                                                                                                    |            10.0 |
| clkfbout_cis_sobel_clk_wiz_0_0_1                                                                                                                            | cis_sobel_i/clk_wiz_0/inst/clkfbout_cis_sobel_clk_wiz_0_0                                                                                                                                                                    |            10.0 |
| freq_refclk                                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.3 |
| freq_refclk_1                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.3 |
| iserdes_clkdiv                                                                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_2                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_3                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| mem_refclk_1                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                                 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clk_4                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_5                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_6                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_7                                                                                                                                               | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_1                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_2                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_3                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_4                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_6                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_7                                                                                                                                            | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             5.0 |
| pll_clk3_out                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clk3_out_1                                                                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| pll_clkfbout_1                                                                                                                                              | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse                                                                                                                                                  | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| sync_pulse_1                                                                                                                                                | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| sys_clk_pin                                                                                                                                                 | clk                                                                                                                                                                                                                          |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | cis_sobel_i/mig_7series_0/u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             2.5 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| cis_sobel_wrapper                     |     0.941 |
|   cis_sobel_i                         |     0.924 |
|     DVP_Capture_0                     |     0.001 |
|       inst                            |     0.001 |
|     Trash_Risc_0                      |     0.030 |
|       inst                            |     0.030 |
|     axi_smc                           |     0.061 |
|       inst                            |     0.061 |
|     clk_wiz_0                         |     0.108 |
|       inst                            |     0.108 |
|     icb_sobel_0                       |     0.008 |
|       inst                            |     0.008 |
|     img_data_pkt_0                    |     0.005 |
|       inst                            |     0.005 |
|     img_data_pkt_1                    |     0.005 |
|       inst                            |     0.005 |
|     mig_7series_0                     |     0.670 |
|       u_cis_sobel_mig_7series_0_0_mig |     0.670 |
|     rd_ddr_fifo_0                     |     0.008 |
|       inst                            |     0.008 |
|     rd_ddr_fifo_2                     |     0.007 |
|       inst                            |     0.007 |
|     udp_0                             |     0.007 |
|       inst                            |     0.007 |
|     udp_1                             |     0.007 |
|       inst                            |     0.007 |
|     wr_ddr_fifo_0                     |     0.002 |
|       inst                            |     0.002 |
|     wr_ddr_fifo_1                     |     0.002 |
|       inst                            |     0.002 |
+---------------------------------------+-----------+


