<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxnexys_led_sw_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF">i2c</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_peripheral</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i2c</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i2c_scl_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i2c_sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i2c_sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i2c_sda_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i2c_scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i2c_scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>led_sw_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 11:58:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fccaa8b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fccaa8b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_led_sw_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:38:56 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fccaa8b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>led_sw_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 11:58:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8a37f395</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_led_sw_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:38:56 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8a37f395</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:49:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fccaa8b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2c_scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2c_scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2c_scl_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2c_sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2c_sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2c_sda_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led16_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led16_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led16_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led17_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led17_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led17_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw_led_sw_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/led_sw_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_led_sw</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/led_sw_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_led_sw</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxnexys_led_sw_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/sim/led_sw_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/sim/led_sw_led_sw_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/sim/led_sw.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6cff/src/led_sw_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/sim/led_sw_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/sim/led_sw_led_sw_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/led_sw_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/sim/led_sw.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxnexys_led_sw_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_led_sw_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_led_sw_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_led_sw_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_led_sw_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_led_sw_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxnexys_led_sw_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxnexys_led_sw_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxnexys_led_sw_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b37495f_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@553c3fbd_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@165e2432_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4930180a_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e5e2412_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@280f1089_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@464c997a_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f7d99ae_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ec7429_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d172d32_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1830d56b_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@498475cf_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d2a3f74_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@181f3d19_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@300f02db_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f942627_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@abf5356_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26886b3b_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10823daf_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@344b2264_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6680f491_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20fa6c6d_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5377a57a_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f3321c_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@227bb9d0_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a1bd28f_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@645efd2_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2deac96c_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bb8f924_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6e6b94_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b117f9_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9a92ab7_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c5b32f0_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3469b9d5_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7de937e_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38d3aec9_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@107eca1c_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54d6497b_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14b3ee72_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430cda27_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cff699f_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a404e27_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f00257_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23acc27c_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4be549a6_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c6049b_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@762d944e_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71a80ad6_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dffd6f3_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb2d941_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20ce6fae_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bf74632_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66cfb55b_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d1b4e2_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64bdf344_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1684fd77_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b7c7e9d_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c67f5db_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@617a0e0_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70377788_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38da1c7a_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78882f49_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6df8b9f1_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25530150_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35f0e961_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ba7e963_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2baf9084_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@700fa963_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74326b04_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@677ad4c1_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b62d243_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10990a7b_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3824cc49_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f45dec2_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@281ed3e1_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c9ad077_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f31145f_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ce9eb90_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@265e4ae1_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13455002_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1837a870_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@181c8461_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22d547f8_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10f47b45_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42dce59_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@697a3aeb_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bce4e9_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c98262f_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2546737a_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1464d93a_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2575d5cc_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f723aa_ARCHIVE_LOCATION">v:/ip/zxnexys_led_sw</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="01930010"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="84a5a73a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="557314dc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ed1b51c1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
