Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 02:11:15 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.648        0.000                      0                 1545        0.099        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.648        0.000                      0                 1541        0.099        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.473        0.000                      0                    4        0.896        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.137ns  (logic 60.889ns (59.037%)  route 42.248ns (40.963%))
  Logic Levels:           324  (CARRY4=288 LUT1=1 LUT2=3 LUT3=22 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.716   105.725    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.360   106.085 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.494   106.579    sm/D_states_q[2]_i_30_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.326   106.905 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.416   107.321    sm/D_states_q[2]_i_18_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124   107.445 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   107.445    sm/D_states_q[2]_i_7_n_0
    SLICE_X62Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.662 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   107.662    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X62Y31         MUXF8 (Prop_muxf8_I1_O)      0.094   107.756 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.595   108.351    sm/D_states_d__0[2]
    SLICE_X62Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)       -0.250   115.999    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        115.999    
                         arrival time                        -108.351    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.114ns  (logic 60.889ns (59.050%)  route 42.225ns (40.950%))
  Logic Levels:           324  (CARRY4=288 LUT1=1 LUT2=3 LUT3=22 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.716   105.725    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.360   106.085 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.494   106.579    sm/D_states_q[2]_i_30_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.326   106.905 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.416   107.321    sm/D_states_q[2]_i_18_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124   107.445 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   107.445    sm/D_states_q[2]_i_7_n_0
    SLICE_X62Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.662 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   107.662    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X62Y31         MUXF8 (Prop_muxf8_I1_O)      0.094   107.756 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.572   108.328    sm/D_states_d__0[2]
    SLICE_X61Y31         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.273   115.989    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.989    
                         arrival time                        -108.328    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.103ns  (logic 60.889ns (59.057%)  route 42.214ns (40.943%))
  Logic Levels:           324  (CARRY4=288 LUT1=1 LUT2=3 LUT3=22 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.716   105.725    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.360   106.085 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.494   106.579    sm/D_states_q[2]_i_30_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.326   106.905 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.416   107.321    sm/D_states_q[2]_i_18_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124   107.445 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   107.445    sm/D_states_q[2]_i_7_n_0
    SLICE_X62Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.662 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   107.662    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X62Y31         MUXF8 (Prop_muxf8_I1_O)      0.094   107.756 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.561   108.317    sm/D_states_d__0[2]
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)       -0.237   116.025    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.025    
                         arrival time                        -108.317    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.114ns  (logic 60.889ns (59.050%)  route 42.225ns (40.950%))
  Logic Levels:           324  (CARRY4=288 LUT1=1 LUT2=3 LUT3=22 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.716   105.725    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.360   106.085 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.494   106.579    sm/D_states_q[2]_i_30_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.326   106.905 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.416   107.321    sm/D_states_q[2]_i_18_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124   107.445 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   107.445    sm/D_states_q[2]_i_7_n_0
    SLICE_X62Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.662 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   107.662    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X62Y31         MUXF8 (Prop_muxf8_I1_O)      0.094   107.756 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.572   108.328    sm/D_states_d__0[2]
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)       -0.223   116.039    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.039    
                         arrival time                        -108.328    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.216ns  (logic 60.808ns (58.913%)  route 42.408ns (41.087%))
  Logic Levels:           325  (CARRY4=288 LUT1=1 LUT2=2 LUT3=23 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 116.028 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.124   105.014 r  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           1.001   106.015    sm/D_states_q[3]_i_25_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.154   106.169 f  sm/D_states_q[0]_i_29/O
                         net (fo=2, routed)           0.421   106.590    sm/D_states_q[0]_i_29_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.327   106.917 r  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.462   107.379    sm/D_states_q[0]_i_28_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124   107.503 r  sm/D_states_q[0]_i_17/O
                         net (fo=1, routed)           0.498   108.000    sm/D_states_q[0]_i_17_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124   108.124 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.000   108.124    sm/D_states_q[0]_i_6_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.212   108.336 r  sm/D_states_q_reg[0]_i_3/O
                         net (fo=1, routed)           0.000   108.336    sm/D_states_q_reg[0]_i_3_n_0
    SLICE_X62Y33         MUXF8 (Prop_muxf8_I1_O)      0.094   108.430 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   108.430    sm/D_states_d__0[0]
    SLICE_X62Y33         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.512   116.028    sm/clk_IBUF_BUFG
    SLICE_X62Y33         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.287    
                         clock uncertainty           -0.035   116.252    
    SLICE_X62Y33         FDSE (Setup_fdse_C_D)        0.064   116.316    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.316    
                         arrival time                        -108.431    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.583ns  (logic 60.565ns (59.040%)  route 42.018ns (40.960%))
  Logic Levels:           323  (CARRY4=288 LUT1=1 LUT2=2 LUT3=22 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.500   105.508    sm/D_states_q[4]_i_20_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.332   105.840 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.433   106.274    sm/D_states_q[4]_i_16_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.124   106.398 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.428   106.826    sm/D_states_q[4]_i_9_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124   106.950 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.000   106.950    sm/D_states_q[4]_i_4_n_0
    SLICE_X61Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.167 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.631   107.797    sm/D_states_d__0[4]
    SLICE_X61Y31         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.236   116.026    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.026    
                         arrival time                        -107.798    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.540ns  (logic 60.565ns (59.065%)  route 41.975ns (40.935%))
  Logic Levels:           323  (CARRY4=288 LUT1=1 LUT2=2 LUT3=22 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.500   105.508    sm/D_states_q[4]_i_20_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.332   105.840 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.433   106.274    sm/D_states_q[4]_i_16_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.124   106.398 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.428   106.826    sm/D_states_q[4]_i_9_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124   106.950 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.000   106.950    sm/D_states_q[4]_i_4_n_0
    SLICE_X61Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.167 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.588   107.754    sm/D_states_d__0[4]
    SLICE_X61Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.233   116.029    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.029    
                         arrival time                        -107.754    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.648ns  (logic 60.393ns (58.835%)  route 42.255ns (41.165%))
  Logic Levels:           324  (CARRY4=288 LUT1=1 LUT2=2 LUT3=22 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 116.029 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.124   105.014 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.472   105.486    sm/D_states_q[3]_i_25_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I2_O)        0.124   105.610 r  sm/D_states_q[1]_i_29/O
                         net (fo=1, routed)           0.453   106.063    sm/D_states_q[1]_i_29_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124   106.187 r  sm/D_states_q[1]_i_21/O
                         net (fo=1, routed)           0.426   106.613    sm/D_states_q[1]_i_21_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I1_O)        0.124   106.737 r  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.426   107.163    sm/D_states_q[1]_i_16_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.124   107.287 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.452   107.739    sm/D_states_q[1]_i_7_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124   107.863 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.863    sm/D_states_d__0[1]
    SLICE_X60Y35         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513   116.029    sm/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.302    
                         clock uncertainty           -0.035   116.267    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.077   116.344    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.344    
                         arrival time                        -107.863    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.585ns  (logic 60.088ns (59.151%)  route 41.497ns (40.849%))
  Logic Levels:           320  (CARRY4=288 LUT1=1 LUT2=1 LUT3=22 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.701   104.328    sm/M_alum_out[0]
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.118   104.446 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.296   105.742    sm/brams/override_address[0]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.321   106.063 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.736   106.799    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.495   116.010    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.270    
                         clock uncertainty           -0.035   116.235    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.461    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.461    
                         arrival time                        -106.799    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.683ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.161ns  (logic 60.565ns (59.284%)  route 41.596ns (40.716%))
  Logic Levels:           323  (CARRY4=288 LUT1=1 LUT2=2 LUT3=22 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=88, routed)          2.840     8.510    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.634 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.449     9.083    sm/D_states_q[7]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.207 f  sm/D_registers_q[7][28]_i_24/O
                         net (fo=1, routed)           0.620     9.826    sm/D_registers_q[7][28]_i_24_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.950 r  sm/D_registers_q[7][28]_i_13/O
                         net (fo=36, routed)          1.331    11.281    sm/M_sm_bsel[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.405 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000    11.405    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    11.617 f  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=175, routed)         0.907    12.524    alum/divider/M_alum_b[1]
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.299    12.823 r  alum/divider/D_registers_q[7][31]_i_374/O
                         net (fo=1, routed)           0.000    12.823    alum/divider/D_registers_q[7][31]_i_374_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.356 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.356    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.473 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.429 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.054    15.483    alum/divider/d0[31]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.367    15.850 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    15.850    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.400 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.400    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.514 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.514    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.628 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.742 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.742    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.856 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.856    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.084 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.084    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.198 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.198    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.355 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          1.266    18.621    alum/divider/d0[30]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.406 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.406    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.520 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.520    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.634 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.748 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.748    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.862 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.862    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.976 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.976    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.090 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.090    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.204    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.361 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          0.760    21.121    alum/divider/d0[29]
    SLICE_X29Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.906 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.020    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.134    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.248    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.362 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.362    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.861 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          0.877    23.737    alum/divider/d0[28]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.066 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.066    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.616 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.616    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.730 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    24.730    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.844 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.844    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.958 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.571 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.008    26.579    alum/divider/d0[27]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.908 r  alum/divider/D_registers_q[7][20]_i_340/O
                         net (fo=1, routed)           0.000    26.908    alum/divider/D_registers_q[7][20]_i_340_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.441 r  alum/divider/D_registers_q_reg[7][20]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/divider/D_registers_q_reg[7][20]_i_295_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.143 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.143    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.260    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.417 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          0.828    29.245    alum/divider/d0[26]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.332    29.577 r  alum/divider/D_registers_q[7][20]_i_337/O
                         net (fo=1, routed)           0.000    29.577    alum/divider/D_registers_q[7][20]_i_337_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.127 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    30.127    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.241 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    30.241    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.355 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    30.355    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.469 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.469    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.583 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    30.583    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.697 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.697    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.811 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.811    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.925 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.925    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.082 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          0.920    32.002    alum/divider/d0[25]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.802 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    32.802    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.919 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    32.919    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.036 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    33.036    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.153 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    33.153    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.270 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.000    33.270    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.387 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    33.396    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.513 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.630 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.630    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          1.141    34.929    alum/divider/d0[24]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.717 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    35.717    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.831 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    35.831    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.945 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    35.945    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.059 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    36.059    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.173 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.000    36.173    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.287 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    36.287    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.401    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.515    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.672 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          0.986    37.658    alum/divider/d0[23]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.329    37.987 r  alum/divider/D_registers_q[7][20]_i_328/O
                         net (fo=1, routed)           0.000    37.987    alum/divider/D_registers_q[7][20]_i_328_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.537 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    38.537    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.651 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    38.651    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.765 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    38.765    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.879 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    38.879    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.993 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    38.993    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.107 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.000    39.107    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.221 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    39.221    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.335 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.335    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.492 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.998    40.490    alum/divider/d0[22]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    40.819 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    40.819    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.352 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.352    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.469 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    41.469    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.586 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.937 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.937    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.054 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.054    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.171 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.171    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.328 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          0.757    43.084    alum/divider/d0[21]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    43.416 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    43.416    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.966 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.966    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.080 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    44.080    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.194 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    44.194    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.308 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.308    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.422 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    44.422    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.536 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.000    44.536    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.650 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.650    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.764 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.764    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.921 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          1.079    46.000    alum/divider/d0[20]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.785 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    46.785    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.899    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.013    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.127    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.241    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.355    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.469 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.469    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.583 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.583    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.740 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.855    48.595    alum/divider/d0[19]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    48.924 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    48.924    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.474 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    49.474    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.588    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.702    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.816    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.930 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.930    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.044 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.053    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.167 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.167    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.281 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.281    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.438 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.379    51.817    alum/divider/d0[18]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.602 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    52.602    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.716 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    52.716    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.830 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    52.830    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.944 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    52.944    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.058 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    53.058    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.172 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.557 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.945    54.502    alum/divider/d0[17]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    54.831 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    54.831    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.364 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    55.364    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.481 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    55.481    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.598 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    55.598    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.715 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    55.715    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.832 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.949 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.066 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.066    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.183 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.183    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.340 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.166    57.505    alum/divider/d0[16]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    57.837 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.837    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.387 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.387    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.501 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.615 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.615    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.729    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.843    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.342 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          0.882    60.225    alum/divider/d0[15]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    60.554 r  alum/divider/D_registers_q[7][14]_i_126/O
                         net (fo=1, routed)           0.000    60.554    alum/divider/D_registers_q[7][14]_i_126_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.104 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    61.104    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.218 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.218    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.332 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    61.332    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.446 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.446    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.560 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.560    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.674 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.788 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.788    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.902 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.902    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.059 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          0.846    62.905    alum/divider/d0[14]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.234 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    63.234    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.784 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.784    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.898 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.898    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.012 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.012    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.126 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.126    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.240 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.240    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.354 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.009    64.363    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.477 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.477    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.591 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    64.591    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.748 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.969    65.717    alum/divider/d0[13]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.046 r  alum/divider/D_registers_q[7][12]_i_93/O
                         net (fo=1, routed)           0.000    66.046    alum/divider/D_registers_q[7][12]_i_93_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.596 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    66.596    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.710 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    66.710    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.824 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    66.824    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.938 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    66.938    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.052 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.052    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.166 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.009    67.175    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.289 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.289    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.403 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.403    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.560 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.941    68.501    alum/divider/d0[12]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    68.830 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    68.830    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.380 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    69.380    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.494 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.494    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.608 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.608    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.722 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.722    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.836 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.009    69.845    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.959 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.959    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.073 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.073    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.187 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.187    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.344 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.069    71.414    alum/divider/d0[11]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.329    71.743 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    71.743    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.293 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    72.293    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.407 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    72.407    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.521 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.521    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.635 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.635    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.749 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.009    72.758    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.872 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.872    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.986 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.986    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.100 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.100    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.257 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          1.183    74.440    alum/divider/d0[10]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    74.769 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    74.769    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.319 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.319    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.433 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    75.433    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.547 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.547    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.661 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    75.661    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.775 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    75.775    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.889 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.889    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.003 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.009    76.012    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.126 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.126    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.283 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.038    77.321    alum/divider/d0[9]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    77.650 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    77.650    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.183 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    78.183    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.300 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    78.300    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.417 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    78.417    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.534 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    78.534    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.651 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.651    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.768 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.768    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.885 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.885    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.002 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    79.011    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.168 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          1.086    80.254    alum/divider/d0[8]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    80.586 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    80.586    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.136 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    81.136    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.250 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    81.250    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.364 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.364    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.478 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.478    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.592 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.592    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.706 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    81.706    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.820 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.091 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.022    83.113    alum/divider/d0[7]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.898 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    83.898    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.012 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    84.012    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.126 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.126    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.240 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.240    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.354 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.354    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.468 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.468    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.582 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.582    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.696 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.853 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.063    85.916    alum/divider/d0[6]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.245 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    86.245    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.795 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.909 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.909    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.023 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.023    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.137 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.137    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.251 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.251    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.365 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.365    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.479 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.479    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.593 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.593    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.750 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.248    88.998    alum/divider/d0[5]
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.783 r  alum/divider/D_registers_q_reg[7][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000    89.783    alum/divider/D_registers_q_reg[7][0]_i_190_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.897 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    89.897    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.011 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.011    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.125 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.125    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.239 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.738 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.827    91.565    alum/divider/d0[4]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.894 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    91.894    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.427 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.544 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    92.544    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.661 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.661    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.778 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    92.778    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.895 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.895    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.012 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    93.012    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.129 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.129    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.246 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.246    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.403 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          1.117    94.520    alum/divider/d0[3]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    94.852 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    94.852    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.402 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    95.402    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.516 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    95.516    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.630 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.744 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    95.744    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.858 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    95.858    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.972 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.972    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.086 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.086    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.200 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.200    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.357 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          1.123    97.480    alum/divider/d0[2]
    SLICE_X47Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.265 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.265    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.379 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    98.379    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.493 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    98.493    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.607 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    98.607    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.721 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    98.721    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.835 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.835    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.949 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.949    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.063 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.063    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.220 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.923   100.143    alum/divider/d0[1]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.472 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   100.472    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.005 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   101.005    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.122 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.239 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   101.239    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.356 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   101.356    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.473 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.590 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.590    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.707 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.824 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.824    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.981 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.775   102.756    sm/d0[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.332   103.088 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.415   103.503    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124   103.627 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.263   104.890    sm/M_alum_out[0]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.119   105.009 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.500   105.508    sm/D_states_q[4]_i_20_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.332   105.840 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.433   106.274    sm/D_states_q[4]_i_16_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.124   106.398 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.428   106.826    sm/D_states_q[4]_i_9_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124   106.950 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.000   106.950    sm/D_states_q[4]_i_4_n_0
    SLICE_X61Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   107.167 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.209   107.376    sm/D_states_d__0[4]
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)       -0.203   116.059    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.059    
                         arrival time                        -107.376    
  -------------------------------------------------------------------
                         slack                                  8.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.926    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.926    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.926    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.390%)  route 0.281ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.926    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1651238209[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.118     1.798    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.012    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    forLoop_idx_0_1651238209[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1651238209[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.118     1.798    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.023    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    forLoop_idx_0_1651238209[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.679%)  route 0.319ns (69.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.961    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X56Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.679%)  route 0.319ns (69.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.961    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X56Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.679%)  route 0.319ns (69.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.961    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X56Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.679%)  route 0.319ns (69.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.961    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X56Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y27   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y28   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y25   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y25   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y21   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y24   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y25   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.704ns (17.018%)  route 3.433ns (82.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.353     7.024    sm/D_states_q[6]
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.148 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.299     8.446    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.570 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.781     9.351    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X57Y31         FDPE (Recov_fdpe_C_PRE)     -0.359   115.824    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.824    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                106.473    

Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.704ns (17.018%)  route 3.433ns (82.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.353     7.024    sm/D_states_q[6]
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.148 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.299     8.446    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.570 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.781     9.351    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X57Y31         FDPE (Recov_fdpe_C_PRE)     -0.359   115.824    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.824    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                106.473    

Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.704ns (17.018%)  route 3.433ns (82.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.353     7.024    sm/D_states_q[6]
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.148 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.299     8.446    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.570 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.781     9.351    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X57Y31         FDPE (Recov_fdpe_C_PRE)     -0.359   115.824    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.824    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                106.473    

Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.704ns (17.018%)  route 3.433ns (82.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.353     7.024    sm/D_states_q[6]
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.148 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           1.299     8.446    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.570 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.781     9.351    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X57Y31         FDPE (Recov_fdpe_C_PRE)     -0.359   115.824    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.824    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                106.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.865%)  route 0.599ns (74.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.587     1.531    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          0.249     1.944    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.989 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.350     2.339    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X57Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.865%)  route 0.599ns (74.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.587     1.531    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          0.249     1.944    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.989 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.350     2.339    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X57Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.865%)  route 0.599ns (74.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.587     1.531    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          0.249     1.944    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.989 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.350     2.339    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X57Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.865%)  route 0.599ns (74.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.587     1.531    sm/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          0.249     1.944    sm/D_states_q_reg[2]_rep_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.989 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.350     2.339    fifo_reset_cond/AS[0]
    SLICE_X57Y31         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y31         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X57Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.896    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.653ns  (logic 11.178ns (29.688%)  route 26.475ns (70.312%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.782    32.526    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    32.650 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.795    33.445    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124    33.569 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.877    35.446    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.570 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.665    39.235    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.791 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.791    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.608ns  (logic 11.176ns (29.717%)  route 26.432ns (70.283%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.782    32.526    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    32.650 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.795    33.445    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124    33.569 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.891    35.460    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.124    35.584 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.608    39.193    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.746 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.746    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.438ns  (logic 11.406ns (30.468%)  route 26.032ns (69.532%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 f  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.782    32.526    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    32.650 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.795    33.445    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124    33.569 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.877    35.446    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.153    35.599 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.222    38.821    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.575 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.575    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.395ns  (logic 11.410ns (30.511%)  route 25.985ns (69.489%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.898    32.642    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.124    32.766 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.600    33.366    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.490 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.460    34.950    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.148    35.098 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.672    38.770    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.532 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.532    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.389ns  (logic 11.422ns (30.549%)  route 25.967ns (69.451%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.898    32.642    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.124    32.766 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.600    33.366    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.490 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.458    34.948    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.150    35.098 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.655    38.753    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.526 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.526    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.059ns  (logic 11.174ns (30.151%)  route 25.885ns (69.849%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.898    32.642    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.124    32.766 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.600    33.366    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.490 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.460    34.950    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124    35.074 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.571    38.646    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.196 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.196    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.945ns  (logic 11.167ns (30.226%)  route 25.778ns (69.774%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.667     7.260    L_reg/M_sm_timer[7]
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.153     7.413 r  L_reg/L_7d331ea1_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.816     8.229    L_reg/L_7d331ea1_remainder0_carry_i_27__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.327     8.556 f  L_reg/L_7d331ea1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.810     9.366    L_reg/L_7d331ea1_remainder0_carry_i_13__1_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.490 f  L_reg/L_7d331ea1_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.670    10.160    L_reg/L_7d331ea1_remainder0_carry_i_15__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.284 r  L_reg/L_7d331ea1_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.991    11.275    L_reg/L_7d331ea1_remainder0_carry_i_8__1_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    11.399 r  L_reg/L_7d331ea1_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.756    12.155    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X35Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.540 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.540    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.853 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.298    14.151    L_reg/L_7d331ea1_remainder0_3[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.306    14.457 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.090    15.547    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124    15.671 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.340    16.011    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.135 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.106    17.241    L_reg/i__carry_i_16__4_n_0
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.152    17.393 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.556    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.354    18.910 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.009    19.919    L_reg/i__carry_i_11__3_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.326    20.245 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.548    20.793    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.300 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.300    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.414 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.414    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.727 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.544    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306    22.850 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.292    23.142    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.266 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.309    24.575    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    24.699 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.073    25.772    L_reg/i__carry_i_13__3_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.146    25.918 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.452    26.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.328    26.698 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.850    27.548    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.146    27.694 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.041    28.735    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.328    29.063 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.063    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.613 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    29.622    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.736    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.850    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.072 r  timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.787    30.859    timerseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.299    31.158 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.462    31.620    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.744 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.898    32.642    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I1_O)        0.124    32.766 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.600    33.366    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.490 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.458    34.948    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I2_O)        0.124    35.072 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.466    38.538    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.082 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.082    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.700ns  (logic 12.125ns (33.964%)  route 23.575ns (66.036%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.069     7.658    L_reg/M_sm_pbc[9]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.150     7.808 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.024     8.831    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.328     9.159 f  L_reg/L_7d331ea1_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.035    10.194    L_reg/L_7d331ea1_remainder0_carry_i_16__0_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.154    10.348 f  L_reg/L_7d331ea1_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.279    10.627    L_reg/L_7d331ea1_remainder0_carry_i_19__0_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.321    10.948 r  L_reg/L_7d331ea1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_7d331ea1_remainder0_carry_i_10__0_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_7d331ea1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.029 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.742    14.771    L_reg/L_7d331ea1_remainder0_1[5]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.303    15.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.162    16.237    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.361 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.493    16.854    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I3_O)        0.150    17.004 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.213    18.217    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.352    18.569 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.647    19.216    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.352    19.568 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.581    20.149    L_reg/i__carry_i_11__1_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.326    20.475 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.625    21.100    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.620 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.620    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.737 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.737    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.052 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.880    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.307    23.187 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.336    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.460 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.810    24.270    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X47Y33         LUT2 (Prop_lut2_I0_O)        0.124    24.394 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.883    25.277    L_reg/i__carry_i_13__1_0
    SLICE_X46Y33         LUT5 (Prop_lut5_I1_O)        0.152    25.429 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.801    26.231    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.348    26.579 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    27.404    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.154    27.558 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.625    28.184    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.327    28.511 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.061 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.061    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.175 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.175    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.397 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.254    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.299    30.553 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.482    31.035    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    31.159 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.905    32.064    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.124    32.188 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.951    33.139    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.124    33.263 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.176    34.439    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I1_O)        0.153    34.592 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.540    37.131    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.833 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.833    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.478ns  (logic 11.905ns (33.556%)  route 23.573ns (66.444%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.069     7.658    L_reg/M_sm_pbc[9]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.150     7.808 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.024     8.831    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.328     9.159 f  L_reg/L_7d331ea1_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.035    10.194    L_reg/L_7d331ea1_remainder0_carry_i_16__0_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.154    10.348 f  L_reg/L_7d331ea1_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.279    10.627    L_reg/L_7d331ea1_remainder0_carry_i_19__0_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.321    10.948 r  L_reg/L_7d331ea1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_7d331ea1_remainder0_carry_i_10__0_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_7d331ea1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.029 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.742    14.771    L_reg/L_7d331ea1_remainder0_1[5]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.303    15.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.162    16.237    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.361 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.493    16.854    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I3_O)        0.150    17.004 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.213    18.217    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.352    18.569 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.647    19.216    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.352    19.568 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.581    20.149    L_reg/i__carry_i_11__1_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.326    20.475 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.625    21.100    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.620 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.620    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.737 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.737    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.052 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.880    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.307    23.187 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.336    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.460 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.810    24.270    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X47Y33         LUT2 (Prop_lut2_I0_O)        0.124    24.394 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.883    25.277    L_reg/i__carry_i_13__1_0
    SLICE_X46Y33         LUT5 (Prop_lut5_I1_O)        0.152    25.429 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.801    26.231    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.348    26.579 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    27.404    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.154    27.558 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.625    28.184    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.327    28.511 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.061 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.061    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.175 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.175    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.397 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.254    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.299    30.553 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.482    31.035    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    31.159 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.905    32.064    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.124    32.188 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.951    33.139    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.124    33.263 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.185    34.448    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y35         LUT3 (Prop_lut3_I1_O)        0.124    34.572 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.529    37.100    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.610 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.610    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.424ns  (logic 12.128ns (34.236%)  route 23.296ns (65.764%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.069     7.658    L_reg/M_sm_pbc[9]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.150     7.808 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.024     8.831    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.328     9.159 f  L_reg/L_7d331ea1_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.035    10.194    L_reg/L_7d331ea1_remainder0_carry_i_16__0_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.154    10.348 f  L_reg/L_7d331ea1_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.279    10.627    L_reg/L_7d331ea1_remainder0_carry_i_19__0_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.321    10.948 r  L_reg/L_7d331ea1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_7d331ea1_remainder0_carry_i_10__0_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_7d331ea1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.145    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.029 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.742    14.771    L_reg/L_7d331ea1_remainder0_1[5]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.303    15.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.162    16.237    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.361 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.493    16.854    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I3_O)        0.150    17.004 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.213    18.217    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.352    18.569 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.647    19.216    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.352    19.568 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.581    20.149    L_reg/i__carry_i_11__1_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.326    20.475 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.625    21.100    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.620 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.620    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.737 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.737    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.052 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.880    L_reg/L_7d331ea1_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.307    23.187 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.336    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.460 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.810    24.270    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__0/i__carry__0_0
    SLICE_X47Y33         LUT2 (Prop_lut2_I0_O)        0.124    24.394 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.883    25.277    L_reg/i__carry_i_13__1_0
    SLICE_X46Y33         LUT5 (Prop_lut5_I1_O)        0.152    25.429 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.801    26.231    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.348    26.579 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    27.404    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.154    27.558 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.625    28.184    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.327    28.511 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.511    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.061 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.061    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.175 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.175    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.397 r  bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.254    bseg_driver/decimal_renderer/L_7d331ea1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.299    30.553 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.482    31.035    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    31.159 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.905    32.064    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.124    32.188 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.951    33.139    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.124    33.263 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.119    34.382    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I0_O)        0.146    34.528 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.318    36.846    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.556 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.556    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1892076966[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.483ns (76.019%)  route 0.468ns (23.981%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_1892076966[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1892076966[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1892076966[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.774    forLoop_idx_0_1892076966[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  forLoop_idx_0_1892076966[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.871    forLoop_idx_0_1892076966[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  forLoop_idx_0_1892076966[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=11, routed)          0.343     2.259    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.488 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.488    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1892076966[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.421ns (71.972%)  route 0.553ns (28.028%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_1892076966[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1892076966[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1892076966[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.137     1.816    forLoop_idx_0_1892076966[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.861 r  forLoop_idx_0_1892076966[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=22, routed)          0.416     2.277    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.512 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.512    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.350ns (65.416%)  route 0.713ns (34.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.584     1.528    display/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.713     2.382    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.591 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.591    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1651238209[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.454ns (70.318%)  route 0.614ns (29.682%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1651238209[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_1651238209[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1651238209[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.754    forLoop_idx_0_1651238209[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1651238209[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1651238209[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1651238209[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.484     2.381    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.604 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.414ns (66.885%)  route 0.700ns (33.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.636 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.700     2.336    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.622 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.622    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1651238209[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.453ns (68.390%)  route 0.672ns (31.610%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1651238209[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_1651238209[2].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1651238209[2].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.075     1.752    forLoop_idx_0_1651238209[2].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  forLoop_idx_0_1651238209[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.903    forLoop_idx_0_1651238209[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X59Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.948 r  forLoop_idx_0_1651238209[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.491     2.439    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.661 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.661    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.431ns (62.903%)  route 0.844ns (37.097%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.350     1.996    bseg_driver/ctr/S[0]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.041 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.536    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.780 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.780    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.433ns (62.142%)  route 0.873ns (37.858%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.352     1.998    bseg_driver/ctr/S[0]
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.565    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.812 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.812    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.413ns (61.831%)  route 0.872ns (38.169%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1651238209[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.897    forLoop_idx_0_1651238209[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  forLoop_idx_0_1651238209[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.655     2.597    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.823 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.823    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1651238209[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.480ns (63.253%)  route 0.860ns (36.747%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.567     1.511    forLoop_idx_0_1651238209[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1651238209[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1651238209[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     1.748    forLoop_idx_0_1651238209[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  forLoop_idx_0_1651238209[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.845    forLoop_idx_0_1651238209[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.890 r  forLoop_idx_0_1651238209[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.734     2.624    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.850 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.850    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1651238209[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.490ns (31.513%)  route 3.238ns (68.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.238     4.727    forLoop_idx_0_1651238209[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_1651238209[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.519     4.924    forLoop_idx_0_1651238209[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_1651238209[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.496ns (31.855%)  route 3.199ns (68.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.199     4.695    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.496ns (31.855%)  route 3.199ns (68.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.199     4.695    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.496ns (31.855%)  route 3.199ns (68.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.199     4.695    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.496ns (31.855%)  route 3.199ns (68.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.199     4.695    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.496ns (31.855%)  route 3.199ns (68.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.199     4.695    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1651238209[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.502ns (32.012%)  route 3.191ns (67.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.191     4.693    forLoop_idx_0_1651238209[0].cond_butt_dirs/sync/D[0]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1651238209[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443     4.847    forLoop_idx_0_1651238209[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1651238209[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.470ns  (logic 1.500ns (33.556%)  route 2.970ns (66.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.970     4.470    forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.519     4.924    forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.488ns (34.083%)  route 2.877ns (65.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.877     4.364    forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D[0]
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.444     4.848    forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 1.493ns (38.944%)  route 2.341ns (61.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.341     3.835    cond_butt_next_play/sync/D[0]
    SLICE_X54Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.449     4.854    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1892076966[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.230ns (30.966%)  route 0.513ns (69.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.513     0.743    forLoop_idx_0_1892076966[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1892076966[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1892076966[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1892076966[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1892076966[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.236ns (31.130%)  route 0.522ns (68.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.522     0.758    forLoop_idx_0_1892076966[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1892076966[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1892076966[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1892076966[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.261ns (21.065%)  route 0.978ns (78.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.239    cond_butt_next_play/sync/D[0]
    SLICE_X54Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.255ns (16.074%)  route 1.333ns (83.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.333     1.588    forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D[0]
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1651238209[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.134%)  route 1.368ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.134%)  route 1.368ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.134%)  route 1.368ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.134%)  route 1.368ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.263ns (16.134%)  route 1.368ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.368     1.631    reset_cond/AS[0]
    SLICE_X57Y35         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y35         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.268ns (15.978%)  route 1.407ns (84.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.407     1.674    forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.865     2.055    forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_1651238209[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





