// Seed: 1537471237
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output uwire id_2,
    output uwire id_3,
    output tri1  id_4,
    output wire  id_5,
    output wor   id_6,
    input  tri   id_7,
    input  wire  id_8,
    output tri   id_9,
    output wand  id_10
    , id_12 = 1
);
  assign id_4 = 1'b0;
  assign id_10 = -1;
  assign module_1.id_2 = 0;
  wire id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd27
) (
    output wand _id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_5,
    input supply0 id_3[1 : id_0]
);
  logic id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1
  );
  logic id_7;
  wire [1 : 1] id_8;
endmodule
