@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port mtime_time_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_lst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Signal fifo_mem_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":57:37:57:44|Signal r_pnt_ff is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":60:9:60:12|Signal diff is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 0 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 1 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 2 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 3 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 4 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 5 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 6 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 7 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL177 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":242:6:242:7|Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":53:4:53:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":90:4:90:5|Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:9:80:18|Signal fpu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:21:80:30|Signal cfu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:9:81:18|Signal fpu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:21:81:30|Signal cfu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:9:82:18|Signal fpu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:21:82:30|Signal cfu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":85:9:85:15|Signal cfu_run is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":86:9:86:16|Signal cfu_done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":87:9:87:16|Signal cfu_wait is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":88:9:88:15|Signal cfu_res is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":55:9:55:16|Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":56:9:56:15|Signal bs_sign is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":57:9:57:16|Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":58:9:58:17|Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":62:9:62:16|Signal rs3_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":63:9:63:16|Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":737:74:737:89|Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":266:9:266:19|Signal hpmevent_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":51:9:51:16|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":202:8:202:9|Removing unused bit 1 of r_pnt_ff_1(1 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 16 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 17 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 18 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 19 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 20 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 21 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 22 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 23 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 24 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 25 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 26 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 27 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 28 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 29 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 30 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 31 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_15_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_14_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_13_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_12_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_11_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_10_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_9_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_8_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_7_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_6_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_5_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_4_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_3_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1387:4:1387:5|Removing unused bit 5 of trap_ctrl.cause_34(6 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_9(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mpp are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.priv to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Pruning register bits 10 to 9 of trap_ctrl.exc_buf(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning unused register fetch_engine.priv. Make sure that there are no unused intermediate registers.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 0 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 1 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 2 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 3 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 4 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 5 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 6 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 7 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 8 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 9 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 10 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 11 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 12 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 13 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 14 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 15 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 16 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 17 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 18 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 19 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 20 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 21 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 22 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 23 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 24 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 25 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 26 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 27 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 28 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 29 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 30 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 31 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 0 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 1 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 2 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 3 of signal xipcache_req.ben is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 0 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 1 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 2 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 3 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 4 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 5 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 6 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Bit 7 of signal xipcache_req.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":422:6:422:7|Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":128:10:128:28|Signal ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":129:10:129:30|Signal u_ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":131:10:131:21|Signal u_busy_all_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":132:10:132:21|Signal u_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":133:10:133:21|Signal u_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":134:10:134:21|Signal u_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":136:10:136:21|Signal l_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":137:10:137:21|Signal l_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":138:10:138:21|Signal l_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":143:10:143:15|Signal xhdl_7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":144:10:144:15|Signal xhdl_8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":145:10:145:16|Signal xhdl_10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":146:10:146:16|Signal xhdl_12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:26:944:35|Signal readdata20 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:38:944:47|Signal readdata21 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:50:944:59|Signal readdata22 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:62:944:71|Signal readdata23 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:74:944:83|Signal readdata24 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:86:944:95|Signal readdata25 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:98:944:107|Signal readdata26 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:110:944:119|Signal readdata27 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:123:944:132|Signal readdata28 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:135:944:144|Signal readdata29 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:147:944:156|Signal readdata30 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:159:944:168|Signal readdata31 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:171:944:180|Signal readdata32 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:183:944:192|Signal readdata33 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:195:944:204|Signal readdata34 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:207:944:216|Signal readdata35 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:219:944:228|Signal readdata36 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:231:944:240|Signal readdata37 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:243:944:252|Signal readdata38 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:255:944:264|Signal readdata39 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:267:944:276|Signal readdata40 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:279:944:288|Signal readdata41 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:291:944:300|Signal readdata42 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:303:944:312|Signal readdata43 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:315:944:324|Signal readdata44 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:327:944:336|Signal readdata45 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:339:944:348|Signal readdata46 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:351:944:360|Signal readdata47 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:363:944:372|Signal readdata48 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:375:944:384|Signal readdata49 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:398:944:407|Signal readdata50 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:410:944:418|Signal readdata1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:421:944:430|Signal readdata51 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:433:944:441|Signal readdata2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:444:944:453|Signal readdata52 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:456:944:464|Signal readdata3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:467:944:476|Signal readdata53 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:479:944:487|Signal readdata4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:490:944:499|Signal readdata54 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:502:944:510|Signal readdata5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:513:944:521|Signal readdata6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:524:944:533|Signal readdata55 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:536:944:544|Signal readdata7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:547:944:556|Signal readdata56 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:559:944:567|Signal readdata8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:570:944:579|Signal readdata57 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:582:944:590|Signal readdata9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:593:944:602|Signal readdata58 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:605:944:614|Signal readdata59 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:618:944:626|Signal writeaddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:629:944:638|Signal readdata60 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:641:944:650|Signal readdata61 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:653:944:662|Signal readdata62 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:665:944:674|Signal readdata63 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:677:944:686|Signal readdata64 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:689:944:698|Signal readdata65 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:700:944:709|Signal readdata66 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:712:944:721|Signal readdata67 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:724:944:733|Signal readdata68 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:736:944:744|Signal writedata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:747:944:754|Signal readaddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:757:944:766|Signal readdata10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:769:944:778|Signal readdata11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:781:944:790|Signal readdata12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:793:944:802|Signal readdata13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:805:944:814|Signal readdata14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:817:944:826|Signal readdata15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:829:944:838|Signal readdata16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:841:944:850|Signal readdata17 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:853:944:862|Signal readdata18 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":944:865:944:874|Signal readdata19 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":220:10:220:21|Signal wen_b68_xhdl is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":359:10:359:19|Signal writeaddr0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":360:10:360:19|Signal writeaddr1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":361:10:361:19|Signal writeaddr2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":362:10:362:19|Signal writeaddr3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":363:10:363:19|Signal writeaddr4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":364:10:364:19|Signal writeaddr5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":365:10:365:19|Signal writeaddr6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":366:10:366:19|Signal writeaddr7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":367:10:367:19|Signal writeaddr8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":368:10:368:19|Signal writeaddr9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":369:10:369:20|Signal writeaddr10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":370:10:370:20|Signal writeaddr11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":371:10:371:20|Signal writeaddr12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":372:10:372:20|Signal writeaddr13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":373:10:373:20|Signal writeaddr14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":374:10:374:20|Signal writeaddr15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":375:10:375:20|Signal writeaddr16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":376:10:376:20|Signal writeaddr17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":377:10:377:20|Signal writeaddr18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":378:10:378:20|Signal writeaddr19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":379:10:379:20|Signal writeaddr20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":380:10:380:20|Signal writeaddr21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":381:10:381:20|Signal writeaddr22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":382:10:382:20|Signal writeaddr23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":383:10:383:20|Signal writeaddr24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":384:10:384:20|Signal writeaddr25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":385:10:385:20|Signal writeaddr26 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":386:10:386:20|Signal writeaddr27 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":387:10:387:20|Signal writeaddr28 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":388:10:388:20|Signal writeaddr29 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":389:10:389:20|Signal writeaddr30 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25863:3:25863:9|Removing instance block17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25823:3:25823:9|Removing instance block18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25783:3:25783:9|Removing instance block19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25743:3:25743:9|Removing instance block20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25703:3:25703:9|Removing instance block21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25663:3:25663:9|Removing instance block22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25623:3:25623:9|Removing instance block23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25583:3:25583:9|Removing instance block24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25543:3:25543:9|Removing instance block25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25503:3:25503:9|Removing instance block26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25463:3:25463:9|Removing instance block27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25423:3:25423:9|Removing instance block28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25383:3:25383:9|Removing instance block29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25343:3:25343:9|Removing instance block30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25303:3:25303:9|Removing instance block31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25263:3:25263:9|Removing instance block32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25223:3:25223:9|Removing instance block33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25183:3:25183:9|Removing instance block34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25143:3:25143:9|Removing instance block35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25103:3:25103:9|Removing instance block36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25063:3:25063:9|Removing instance block37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":25023:3:25023:9|Removing instance block38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24983:3:24983:9|Removing instance block39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24943:3:24943:9|Removing instance block40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24903:3:24903:9|Removing instance block41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24863:3:24863:9|Removing instance block42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24823:3:24823:9|Removing instance block43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24783:3:24783:9|Removing instance block44 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24743:3:24743:9|Removing instance block45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24703:3:24703:9|Removing instance block46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24663:3:24663:9|Removing instance block47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24623:3:24623:9|Removing instance block48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24583:3:24583:9|Removing instance block49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24543:3:24543:9|Removing instance block50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24503:3:24503:9|Removing instance block51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24463:3:24463:9|Removing instance block52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24423:3:24423:9|Removing instance block53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24383:3:24383:9|Removing instance block54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24343:3:24343:9|Removing instance block55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24303:3:24303:9|Removing instance block56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24263:3:24263:9|Removing instance block57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24223:3:24223:9|Removing instance block58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24183:3:24183:9|Removing instance block59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24143:3:24143:9|Removing instance block60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24103:3:24103:9|Removing instance block61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24063:3:24063:9|Removing instance block62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":24023:3:24023:9|Removing instance block63 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23983:3:23983:9|Removing instance block64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23943:3:23943:9|Removing instance block65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23903:3:23903:9|Removing instance block66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23863:3:23863:9|Removing instance block67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":23823:3:23823:9|Removing instance block68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":932:6:932:7|Pruning unused register ckRdAddr_4(15 downto 9). Make sure that there are no unused intermediate registers.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":138:10:138:21|Signal l_BUSY_all_3 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":137:10:137:21|Signal l_BUSY_all_2 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":136:10:136:21|Signal l_BUSY_all_1 is floating; a simulation mismatch is possible.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":128:12:128:15|Signal hsel in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":128:26:128:31|Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":128:33:128:40|Signal hreadyin in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:55:183:60|Signal hburst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:73:183:87|Signal hreadyout_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:90:183:99|Signal hwdata_cal in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:117:183:121|Signal hsize in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:124:183:127|Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":183:161:183:165|Signal haddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:12:308:18|Signal hsize_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:21:308:35|Signal ahbsram_req_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:38:308:44|Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:47:308:53|Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:76:308:92|Signal ahbsram_req_xhdl4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:95:308:98|Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:124:308:137|Signal ahbsram_req_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:140:308:154|Signal burst_count_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:157:308:167|Signal burst_count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:190:308:194|Signal count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:197:308:203|Signal haddr_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:227:308:232|Signal hwdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":308:235:308:242|Signal hwrite_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:29:356:53|Signal ahbsram_wdata_usram_xhdl6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:56:356:62|Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:65:356:71|Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":356:89:356:92|Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HREADYIN_d_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HSEL_d_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HBURST_d_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HTRANS_d_4(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":135:6:135:7|Pruning unused register HWDATA_d_5(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":34:6:34:14|Input port bits 15 to 9 of writeaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":40:6:40:17|Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd":42:6:42:10|Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning register bit 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 5 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 2 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning register bits 20 to 19 of trap_ctrl.irq_buf(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1438:4:1438:5|Pruning unused register trap_ctrl.env_entered. Make sure that there are no unused intermediate registers.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":74:4:74:12|Input port bit 0 of alu_add_i(31 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":39:4:39:9|Input port bits 60 to 17 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 58 to 49 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 47 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 36 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 58 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 29 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":31:4:31:10|Input port bits 67 to 32 of b_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 31 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd":28:4:28:12|Input port bits 73 to 72 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 67 to 40 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":28:4:28:9|Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 67 to 62 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bit 59 of bus_req_i(73 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 53 to 48 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 31 to 3 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd":23:4:23:13|Input port bit 1 of xbus_tag_i(2 downto 0) is unused 

