Assertion report generated on: 10-Apr-2024 01:33:35 PM

Assertion summary report for design: MAC_tx_addr_add
####################################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----


Resource usage summary report for the desing: MAC_tx_addr_add
#############################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:01.999516        |     904.77    
   Simulation     |       0:00:02.026911        |     968.77    
     D Parse      |       0:00:04.290050        |     970.38    
     Mining       |       0:00:00.000013        |     970.38    
     Overall      |       0:00:14.588117        |     970.38    
