Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Fri Feb 21 17:25:54 2014
| Host         :  running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Throughput_top_control_sets_placed.rpt
| Design       : Throughput_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              12 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------------+-------------------------+------------------+----------------+
|          Clock Signal          |               Enable Signal               |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------------+-------------------------+------------------+----------------+
|  CLK_BUFG                      |                                           |                         |                1 |              1 |
|  inst_top/inst_DMC/U0/clk_out1 | inst_top/Inst_PWM/n_0_samplevalue[10]_i_1 |                         |                3 |             11 |
|  inst_top/inst_DMC/U0/clk_out1 |                                           | inst_top/Inst_PWM/AS[0] |                3 |             12 |
+--------------------------------+-------------------------------------------+-------------------------+------------------+----------------+


