Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Mar 15 17:22:00 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: S1/D1/latch_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: v1/VS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.998      -83.103                     12                  478        0.121        0.000                      0                  478        3.000        0.000                       0                   226  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.998      -83.103                     12                  478        0.121        0.000                      0                  478       19.020        0.000                       0                   222  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -6.998ns,  Total Violation      -83.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.998ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.246ns  (logic 29.686ns (64.192%)  route 16.560ns (35.808%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.357    45.305    S1/SR[0]
    SLICE_X34Y28         FDRE                                         r  S1/Blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.432    38.437    S1/clk_out1
    SLICE_X34Y28         FDRE                                         r  S1/Blue_reg[0]/C
                         clock pessimism              0.492    38.928    
                         clock uncertainty           -0.098    38.831    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    38.307    S1/Blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                         -45.305    
  -------------------------------------------------------------------
                         slack                                 -6.998    

Slack (VIOLATED) :        -6.998ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.246ns  (logic 29.686ns (64.192%)  route 16.560ns (35.808%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.357    45.305    S1/SR[0]
    SLICE_X34Y28         FDRE                                         r  S1/Green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.432    38.437    S1/clk_out1
    SLICE_X34Y28         FDRE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.492    38.928    
                         clock uncertainty           -0.098    38.831    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    38.307    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                         -45.305    
  -------------------------------------------------------------------
                         slack                                 -6.998    

Slack (VIOLATED) :        -6.998ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.246ns  (logic 29.686ns (64.192%)  route 16.560ns (35.808%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.357    45.305    S1/SR[0]
    SLICE_X34Y28         FDRE                                         r  S1/Green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.432    38.437    S1/clk_out1
    SLICE_X34Y28         FDRE                                         r  S1/Green_reg[1]/C
                         clock pessimism              0.492    38.928    
                         clock uncertainty           -0.098    38.831    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    38.307    S1/Green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                         -45.305    
  -------------------------------------------------------------------
                         slack                                 -6.998    

Slack (VIOLATED) :        -6.998ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.246ns  (logic 29.686ns (64.192%)  route 16.560ns (35.808%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.357    45.305    S1/SR[0]
    SLICE_X34Y28         FDRE                                         r  S1/Green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.432    38.437    S1/clk_out1
    SLICE_X34Y28         FDRE                                         r  S1/Green_reg[2]/C
                         clock pessimism              0.492    38.928    
                         clock uncertainty           -0.098    38.831    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    38.307    S1/Green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                         -45.305    
  -------------------------------------------------------------------
                         slack                                 -6.998    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.232ns  (logic 29.686ns (64.211%)  route 16.546ns (35.789%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.343    45.292    S1/SR[0]
    SLICE_X31Y28         FDRE                                         r  S1/Blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.433    38.438    S1/clk_out1
    SLICE_X31Y28         FDRE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.098    38.832    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429    38.403    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                 -6.889    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.232ns  (logic 29.686ns (64.211%)  route 16.546ns (35.789%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.343    45.292    S1/SR[0]
    SLICE_X31Y28         FDRE                                         r  S1/Blue_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.433    38.438    S1/clk_out1
    SLICE_X31Y28         FDRE                                         r  S1/Blue_reg[2]/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.098    38.832    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429    38.403    S1/Blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                 -6.889    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.232ns  (logic 29.686ns (64.211%)  route 16.546ns (35.789%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.343    45.292    S1/SR[0]
    SLICE_X31Y28         FDRE                                         r  S1/Blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.433    38.438    S1/clk_out1
    SLICE_X31Y28         FDRE                                         r  S1/Blue_reg[3]/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.098    38.832    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429    38.403    S1/Blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                 -6.889    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.232ns  (logic 29.686ns (64.211%)  route 16.546ns (35.789%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.343    45.292    S1/SR[0]
    SLICE_X31Y28         FDRE                                         r  S1/Green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.433    38.438    S1/clk_out1
    SLICE_X31Y28         FDRE                                         r  S1/Green_reg[3]/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.098    38.832    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429    38.403    S1/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                 -6.889    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.232ns  (logic 29.686ns (64.211%)  route 16.546ns (35.789%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.343    45.292    S1/SR[0]
    SLICE_X31Y28         FDRE                                         r  S1/Red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.433    38.438    S1/clk_out1
    SLICE_X31Y28         FDRE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.098    38.832    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429    38.403    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                 -6.889    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.232ns  (logic 29.686ns (64.211%)  route 16.546ns (35.789%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=2 LUT2=6 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.571    -0.941    v1/clk_out1
    SLICE_X55Y6          FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.522 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.484    -0.037    v1/Q[1]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.299     0.262 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.262    v1/d0_i_13_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.795 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.912    v1/d0_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.227 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.777     2.004    S1/d1[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.223 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.225    S1/d0__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.743 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.791     8.534    S1/d0__1_n_104
    SLICE_X53Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.658 r  S1/Red[3]_i_965/O
                         net (fo=1, routed)           0.000     8.658    S1/Red[3]_i_965_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.056 r  S1/Red_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     9.056    S1/Red_reg[3]_i_849_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.390 f  S1/Red_reg[3]_i_710/O[1]
                         net (fo=1, routed)           0.413     9.803    S1_n_74
    SLICE_X50Y7          LUT1 (Prop_lut1_I0_O)        0.303    10.106 r  Red[3]_i_572/O
                         net (fo=1, routed)           0.000    10.106    S1/d0__1_2[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.619 r  S1/Red_reg[3]_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.619    S1/Red_reg[3]_i_463_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  S1/Red_reg[3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.736    S1/Red_reg[3]_i_378_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.955 f  S1/Red_reg[3]_i_299/O[0]
                         net (fo=2, routed)           0.722    11.677    A[1]
    SLICE_X49Y7          LUT1 (Prop_lut1_I0_O)        0.295    11.972 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    11.972    Red[3]_i_474_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.504 r  Red_reg[3]_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.504    Red_reg[3]_i_382_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.775 r  Red_reg[3]_i_300/CO[0]
                         net (fo=19, routed)          0.638    13.413    Red_reg[3]_i_300_n_3
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.373    13.786 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.786    Red[3]_i_476_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.187 r  Red_reg[3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.187    Red_reg[3]_i_383_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.301 r  Red_reg[3]_i_301/CO[3]
                         net (fo=19, routed)          1.011    15.312    Red_reg[3]_i_301_n_0
    SLICE_X48Y10         LUT2 (Prop_lut2_I1_O)        0.124    15.436 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.436    Red[3]_i_485_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.968 r  Red_reg[3]_i_387/CO[3]
                         net (fo=1, routed)           0.000    15.968    Red_reg[3]_i_387_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.196 r  Red_reg[3]_i_302/CO[2]
                         net (fo=19, routed)          0.729    16.925    Red_reg[3]_i_302_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.313    17.238 r  Red[3]_i_825/O
                         net (fo=1, routed)           0.000    17.238    Red[3]_i_825_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.639 r  Red_reg[3]_i_683/CO[3]
                         net (fo=1, routed)           0.000    17.639    Red_reg[3]_i_683_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.753 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    17.753    Red_reg[3]_i_548_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.867 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.867    Red_reg[3]_i_452_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.024 r  Red_reg[3]_i_374/CO[1]
                         net (fo=19, routed)          0.718    18.742    Red_reg[3]_i_374_n_2
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.329    19.071 r  Red[3]_i_693/O
                         net (fo=1, routed)           0.000    19.071    Red[3]_i_693_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.604 r  Red_reg[3]_i_553/CO[3]
                         net (fo=1, routed)           0.000    19.604    Red_reg[3]_i_553_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.721 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.721    Red_reg[3]_i_454_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.838 r  Red_reg[3]_i_375/CO[3]
                         net (fo=17, routed)          1.098    20.936    Red_reg[3]_i_375_n_0
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.124    21.060 r  Red[3]_i_835/O
                         net (fo=1, routed)           0.000    21.060    Red[3]_i_835_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.461 r  Red_reg[3]_i_695/CO[3]
                         net (fo=1, routed)           0.000    21.461    Red_reg[3]_i_695_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  Red_reg[3]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.575    Red_reg[3]_i_558_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.689    Red_reg[3]_i_459_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.911 r  Red_reg[3]_i_376/O[0]
                         net (fo=18, routed)          0.535    22.446    Red_reg[3]_i_376_n_7
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.299    22.745 r  Red[3]_i_955/O
                         net (fo=1, routed)           0.000    22.745    Red[3]_i_955_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.121 r  Red_reg[3]_i_839/CO[3]
                         net (fo=1, routed)           0.000    23.121    Red_reg[3]_i_839_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.238 r  Red_reg[3]_i_700/CO[3]
                         net (fo=1, routed)           0.000    23.238    Red_reg[3]_i_700_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.355 r  Red_reg[3]_i_563/CO[3]
                         net (fo=1, routed)           0.000    23.355    Red_reg[3]_i_563_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.472 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.472    Red_reg[3]_i_461_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.691 r  Red_reg[3]_i_377/O[0]
                         net (fo=18, routed)          0.834    24.525    Red_reg[3]_i_377_n_7
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.295    24.820 r  Red[3]_i_1027/O
                         net (fo=1, routed)           0.000    24.820    Red[3]_i_1027_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.196 r  Red_reg[3]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.196    Red_reg[3]_i_931_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.313 r  Red_reg[3]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.313    Red_reg[3]_i_805_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.430 r  Red_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.430    Red_reg[3]_i_663_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.547 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.547    Red_reg[3]_i_540_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.766 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.534    26.301    Red_reg[3]_i_448_n_7
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.295    26.596 r  Red[3]_i_939/O
                         net (fo=1, routed)           0.000    26.596    Red[3]_i_939_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.146 r  Red_reg[3]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.146    Red_reg[3]_i_810_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.260 r  Red_reg[3]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.260    Red_reg[3]_i_668_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.374 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    27.374    Red_reg[3]_i_542_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.596 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.652    28.248    Red_reg[3]_i_449_n_7
    SLICE_X48Y15         LUT3 (Prop_lut3_I1_O)        0.299    28.547 r  Red[3]_i_1036/O
                         net (fo=1, routed)           0.000    28.547    Red[3]_i_1036_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.945 r  Red_reg[3]_i_941/CO[3]
                         net (fo=1, routed)           0.000    28.945    Red_reg[3]_i_941_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  Red_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    29.059    Red_reg[3]_i_815_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.173 r  Red_reg[3]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.173    Red_reg[3]_i_673_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.287    Red_reg[3]_i_544_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.509 r  Red_reg[3]_i_450/O[0]
                         net (fo=18, routed)          0.829    30.337    Red_reg[3]_i_450_n_7
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.299    30.636 r  Red[3]_i_1039/O
                         net (fo=1, routed)           0.000    30.636    Red[3]_i_1039_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.037 r  Red_reg[3]_i_946/CO[3]
                         net (fo=1, routed)           0.000    31.037    Red_reg[3]_i_946_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  Red_reg[3]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.151    Red_reg[3]_i_820_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.265 r  Red_reg[3]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.265    Red_reg[3]_i_678_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.379 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.379    Red_reg[3]_i_546_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.601 r  Red_reg[3]_i_451/O[0]
                         net (fo=18, routed)          0.678    32.280    Red_reg[3]_i_451_n_7
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.299    32.579 r  Red[3]_i_1050/O
                         net (fo=1, routed)           0.000    32.579    Red[3]_i_1050_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.980 r  Red_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    32.980    Red_reg[3]_i_968_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  Red_reg[3]_i_854/CO[3]
                         net (fo=1, routed)           0.000    33.094    Red_reg[3]_i_854_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  Red_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    33.208    Red_reg[3]_i_715_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  Red_reg[3]_i_582/CO[3]
                         net (fo=1, routed)           0.000    33.322    Red_reg[3]_i_582_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.544 r  Red_reg[3]_i_486/O[0]
                         net (fo=18, routed)          0.678    34.222    Red_reg[3]_i_486_n_7
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.299    34.521 r  Red[3]_i_1055/O
                         net (fo=1, routed)           0.000    34.521    Red[3]_i_1055_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.919 r  Red_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    34.919    Red_reg[3]_i_973_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.033 r  Red_reg[3]_i_859/CO[3]
                         net (fo=1, routed)           0.000    35.033    Red_reg[3]_i_859_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  Red_reg[3]_i_720/CO[3]
                         net (fo=1, routed)           0.000    35.147    Red_reg[3]_i_720_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.261 r  Red_reg[3]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.261    Red_reg[3]_i_584_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.483 r  Red_reg[3]_i_487/O[0]
                         net (fo=17, routed)          0.733    36.216    Red_reg[3]_i_487_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    36.515 r  Red[3]_i_1058/O
                         net (fo=1, routed)           0.000    36.515    Red[3]_i_1058_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.916 r  Red_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    36.916    Red_reg[3]_i_978_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  Red_reg[3]_i_864/CO[3]
                         net (fo=1, routed)           0.000    37.030    Red_reg[3]_i_864_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  Red_reg[3]_i_725/CO[3]
                         net (fo=1, routed)           0.000    37.144    Red_reg[3]_i_725_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  Red_reg[3]_i_586/CO[3]
                         net (fo=1, routed)           0.000    37.258    Red_reg[3]_i_586_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.480 r  Red_reg[3]_i_488/O[0]
                         net (fo=17, routed)          0.742    38.222    Red_reg[3]_i_488_n_7
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.299    38.521 r  Red[3]_i_1062/O
                         net (fo=1, routed)           0.000    38.521    S1/d0__0_1[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.897 r  S1/Red_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    38.897    S1/Red_reg[3]_i_983_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.014 r  S1/Red_reg[3]_i_869/CO[3]
                         net (fo=1, routed)           0.000    39.014    S1/Red_reg[3]_i_869_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.131 r  S1/Red_reg[3]_i_731/CO[3]
                         net (fo=1, routed)           0.000    39.131    S1/Red_reg[3]_i_731_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.248 r  S1/Red_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    39.248    S1/Red_reg[3]_i_588_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.467 r  S1/Red_reg[3]_i_489/O[0]
                         net (fo=2, routed)           0.473    39.940    S1/Red_reg[3]_i_489_n_7
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.295    40.235 r  S1/Red[3]_i_397/O
                         net (fo=1, routed)           0.000    40.235    S1/Red[3]_i_397_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.767 r  S1/Red_reg[3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.767    S1/Red_reg[3]_i_320_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.881 r  S1/Red_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.881    S1/Red_reg[3]_i_319_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.215 r  S1/Red_reg[3]_i_222/O[1]
                         net (fo=6, routed)           0.877    42.092    v1/x_pos_reg[8]_8[1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.303    42.395 r  v1/Red[3]_i_126/O
                         net (fo=1, routed)           0.000    42.395    v1/Red[3]_i_126_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.927 r  v1/Red_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.927    v1/Red_reg[3]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.198 f  v1/Red_reg[3]_i_11/CO[0]
                         net (fo=1, routed)           0.989    44.187    v1/S1/Green150_in
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.373    44.560 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    44.824    v1/Red[3]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    44.948 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.343    45.292    S1/SR[0]
    SLICE_X31Y28         FDRE                                         r  S1/Red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         1.433    38.438    S1/clk_out1
    SLICE_X31Y28         FDRE                                         r  S1/Red_reg[1]/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.098    38.832    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429    38.403    S1/Red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -45.292    
  -------------------------------------------------------------------
                         slack                                 -6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.803%)  route 0.219ns (57.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.219    -0.245    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.978%)  route 0.218ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.218    -0.247    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.369    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.394%)  route 0.275ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y24         FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.275    -0.190    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.527%)  route 0.273ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y24         FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.273    -0.191    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.369    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.567    -0.614    v1/clk_out1
    SLICE_X57Y8          FDRE                                         r  v1/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  v1/vcounter_reg[9]/Q
                         net (fo=15, routed)          0.150    -0.324    v1/vcount[9]
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.279 r  v1/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.279    v1/plusOp__0[10]
    SLICE_X54Y9          FDRE                                         r  v1/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.836    -0.854    v1/clk_out1
    SLICE_X54Y9          FDRE                                         r  v1/vcounter_reg[10]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X54Y9          FDRE (Hold_fdre_C_D)         0.121    -0.458    v1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.959%)  route 0.280ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.280    -0.185    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 W1/col2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/INTENSITY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X8Y25          FDRE                                         r  W1/col2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/col2_reg[3]/Q
                         net (fo=1, routed)           0.082    -0.382    W1/col2[3]
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.337 r  W1/INTENSITY_i_1/O
                         net (fo=1, routed)           0.000    -0.337    W1/INTENSITY
    SLICE_X9Y25          FDRE                                         r  W1/INTENSITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.820    -0.870    W1/clk_out1
    SLICE_X9Y25          FDRE                                         r  W1/INTENSITY_reg/C
                         clock pessimism              0.254    -0.615    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092    -0.523    W1/INTENSITY_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.034%)  route 0.291ns (63.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.291    -0.173    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.911%)  route 0.293ns (64.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.293    -0.172    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.034%)  route 0.291ns (63.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X10Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.291    -0.173    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=220, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.369    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y18      S1/increase_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y18      S1/increase_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y11     S1/sync_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y15     S1/sync_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y14     S1/sync_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y15     S1/sync_count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      W1/INTENSITY_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      W1/col2_reg[0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y25      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      S1/increase_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      S1/increase_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



