# compile verilog/system verilog design source files
verilog xil_defaultlib  "ThirtyTwobit_tb_time_impl.v"
verilog xil_defaultlib  "../../../../vedicMultiplier.srcs/sim_1/new/vedic16-16_TB.V"

# Do not sort compile order
nosort
