<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab5_topLvl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab5_topLvl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab5_topLvl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_topLvl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab5_topLvl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab5_topLvl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab5_topLvl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab5_topLvl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab5_topLvl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab5_topLvl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab5_topLvl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab5_topLvl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab5_topLvl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab5_topLvl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab5_topLvl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab5_topLvl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab5_topLvl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab5_topLvl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab5_topLvl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab5_topLvl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab5_topLvl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_topLvl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab5_topLvl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab5_topLvl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_topLvl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab5_topLvl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_topLvl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_topLvl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab5_topLvl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab5_topLvl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_topLvl_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab5_topLvl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab5_topLvl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab5_topLvl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab5_topLvl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_topLvl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab5_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab5_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab5_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab5_toplvl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab5_toplvl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab5_toplvl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg16_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="register_file_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1521065434" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1521065434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521584581" xil_pn:in_ck="8659182148781072256" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1521584581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab5_topLvl.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="clk_500Hz.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="decoder3_to_8.v"/>
      <outfile xil_pn:name="display_controller.v"/>
      <outfile xil_pn:name="hex_to_7seg.v"/>
      <outfile xil_pn:name="lab5_tb.v"/>
      <outfile xil_pn:name="pixel_clk.v"/>
      <outfile xil_pn:name="pixel_controller.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="register_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1521095922" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7650249383753206800" xil_pn:start_ts="1521095922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521095922" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3437265355765307890" xil_pn:start_ts="1521095922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521065434" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8211827947588015681" xil_pn:start_ts="1521065434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521584581" xil_pn:in_ck="8659182148781072256" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1521584581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab5_topLvl.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="clk_500Hz.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="decoder3_to_8.v"/>
      <outfile xil_pn:name="display_controller.v"/>
      <outfile xil_pn:name="hex_to_7seg.v"/>
      <outfile xil_pn:name="lab5_tb.v"/>
      <outfile xil_pn:name="pixel_clk.v"/>
      <outfile xil_pn:name="pixel_controller.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="register_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1521584585" xil_pn:in_ck="8659182148781072256" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2489332248389146513" xil_pn:start_ts="1521584581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab5_tb_beh.prj"/>
      <outfile xil_pn:name="lab5_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1521584585" xil_pn:in_ck="-7646316080179923357" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8557972437346842674" xil_pn:start_ts="1521584585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab5_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6331111275731834663" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8211827947588015681" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7746703598925437883" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089417" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1448950549714987893" xil_pn:start_ts="1521089417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521599498" xil_pn:in_ck="3595447994398191459" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2911057358468368478" xil_pn:start_ts="1521599484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab5_topLvl.lso"/>
      <outfile xil_pn:name="Lab5_topLvl.ngc"/>
      <outfile xil_pn:name="Lab5_topLvl.ngr"/>
      <outfile xil_pn:name="Lab5_topLvl.prj"/>
      <outfile xil_pn:name="Lab5_topLvl.stx"/>
      <outfile xil_pn:name="Lab5_topLvl.syr"/>
      <outfile xil_pn:name="Lab5_topLvl.xst"/>
      <outfile xil_pn:name="Lab5_topLvl_stx_beh.prj"/>
      <outfile xil_pn:name="Lab5_topLvl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521089431" xil_pn:in_ck="3908564261117382011" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5866161127178177050" xil_pn:start_ts="1521089431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521089440" xil_pn:in_ck="-585426931905907483" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="687913580699683602" xil_pn:start_ts="1521089431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab5_topLvl.bld"/>
      <outfile xil_pn:name="Lab5_topLvl.ngd"/>
      <outfile xil_pn:name="Lab5_topLvl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1521089477" xil_pn:in_ck="4888576451181435590" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1521089440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_topLvl.pcf"/>
      <outfile xil_pn:name="Lab5_topLvl_map.map"/>
      <outfile xil_pn:name="Lab5_topLvl_map.mrp"/>
      <outfile xil_pn:name="Lab5_topLvl_map.ncd"/>
      <outfile xil_pn:name="Lab5_topLvl_map.ngm"/>
      <outfile xil_pn:name="Lab5_topLvl_map.xrpt"/>
      <outfile xil_pn:name="Lab5_topLvl_summary.xml"/>
      <outfile xil_pn:name="Lab5_topLvl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1521089513" xil_pn:in_ck="4426652787089320511" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1521089477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab5_topLvl.ncd"/>
      <outfile xil_pn:name="Lab5_topLvl.pad"/>
      <outfile xil_pn:name="Lab5_topLvl.par"/>
      <outfile xil_pn:name="Lab5_topLvl.ptwx"/>
      <outfile xil_pn:name="Lab5_topLvl.unroutes"/>
      <outfile xil_pn:name="Lab5_topLvl.xpi"/>
      <outfile xil_pn:name="Lab5_topLvl_pad.csv"/>
      <outfile xil_pn:name="Lab5_topLvl_pad.txt"/>
      <outfile xil_pn:name="Lab5_topLvl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1521089550" xil_pn:in_ck="-6157279840446070745" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1521089513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_topLvl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab5_toplvl.bgn"/>
      <outfile xil_pn:name="lab5_toplvl.bit"/>
      <outfile xil_pn:name="lab5_toplvl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521089513" xil_pn:in_ck="1743148758324662978" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1521089499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab5_topLvl.twr"/>
      <outfile xil_pn:name="Lab5_topLvl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
