
stm32g030f6p6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061cc  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006284  08006284  00007284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006334  08006334  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006334  08006334  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006334  08006334  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006334  08006334  00007334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006338  08006338  00007338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800633c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000010  0800634c  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  0800634c  0000824c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137b5  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ed  00000000  00000000  0001b7ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  0001dfe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d35  00000000  00000000  0001f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162bc  00000000  00000000  0001fde5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e87  00000000  00000000  000360a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000908ac  00000000  00000000  00049f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da7d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  000da818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000de56c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800626c 	.word	0x0800626c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	0800626c 	.word	0x0800626c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b590      	push	{r4, r7, lr}
 80003ee:	b08d      	sub	sp, #52	@ 0x34
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f2:	f000 ff0f 	bl	8001214 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* Debug: Init LED (PB0) immediately */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f6:	4be0      	ldr	r3, [pc, #896]	@ (8000778 <main+0x38c>)
 80003f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003fa:	4bdf      	ldr	r3, [pc, #892]	@ (8000778 <main+0x38c>)
 80003fc:	2102      	movs	r1, #2
 80003fe:	430a      	orrs	r2, r1
 8000400:	635a      	str	r2, [r3, #52]	@ 0x34
 8000402:	4bdd      	ldr	r3, [pc, #884]	@ (8000778 <main+0x38c>)
 8000404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000406:	2202      	movs	r2, #2
 8000408:	4013      	ands	r3, r2
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]
  /* Check functionality by blinking using the requested method */
  /* ON: Output OD Low */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040e:	2408      	movs	r4, #8
 8000410:	193b      	adds	r3, r7, r4
 8000412:	0018      	movs	r0, r3
 8000414:	2314      	movs	r3, #20
 8000416:	001a      	movs	r2, r3
 8000418:	2100      	movs	r1, #0
 800041a:	f005 fefb 	bl	8006214 <memset>
  GPIO_InitStruct.Pin = led_Pin;
 800041e:	193b      	adds	r3, r7, r4
 8000420:	2201      	movs	r2, #1
 8000422:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000424:	193b      	adds	r3, r7, r4
 8000426:	2211      	movs	r2, #17
 8000428:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042a:	193b      	adds	r3, r7, r4
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000430:	193b      	adds	r3, r7, r4
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000436:	193b      	adds	r3, r7, r4
 8000438:	4ad0      	ldr	r2, [pc, #832]	@ (800077c <main+0x390>)
 800043a:	0019      	movs	r1, r3
 800043c:	0010      	movs	r0, r2
 800043e:	f002 ff49 	bl	80032d4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET); /* ON */
 8000442:	4bce      	ldr	r3, [pc, #824]	@ (800077c <main+0x390>)
 8000444:	2200      	movs	r2, #0
 8000446:	2101      	movs	r1, #1
 8000448:	0018      	movs	r0, r3
 800044a:	f003 f8a7 	bl	800359c <HAL_GPIO_WritePin>
  HAL_Delay(100); 
 800044e:	2064      	movs	r0, #100	@ 0x64
 8000450:	f000 ff66 	bl	8001320 <HAL_Delay>
  
  /* OFF: Input High-Z */
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000454:	193b      	adds	r3, r7, r4
 8000456:	2200      	movs	r2, #0
 8000458:	605a      	str	r2, [r3, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800045a:	193b      	adds	r3, r7, r4
 800045c:	4ac7      	ldr	r2, [pc, #796]	@ (800077c <main+0x390>)
 800045e:	0019      	movs	r1, r3
 8000460:	0010      	movs	r0, r2
 8000462:	f002 ff37 	bl	80032d4 <HAL_GPIO_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000466:	f000 f9f3 	bl	8000850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800046a:	f000 fbf7 	bl	8000c5c <MX_GPIO_Init>
  MX_DMA_Init();
 800046e:	f000 fbcf 	bl	8000c10 <MX_DMA_Init>
  MX_ADC1_Init();
 8000472:	f000 fa47 	bl	8000904 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000476:	f000 faed 	bl	8000a54 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800047a:	f000 fb5d 	bl	8000b38 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800047e:	f000 fba9 	bl	8000bd4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initial State: PA6 High, PA7 High */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000482:	23a0      	movs	r3, #160	@ 0xa0
 8000484:	05db      	lsls	r3, r3, #23
 8000486:	2201      	movs	r2, #1
 8000488:	21c0      	movs	r1, #192	@ 0xc0
 800048a:	0018      	movs	r0, r3
 800048c:	f003 f886 	bl	800359c <HAL_GPIO_WritePin>

  /* Enable ADC DMA for 2 Channels */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)uADC_Value, 2);
 8000490:	49bb      	ldr	r1, [pc, #748]	@ (8000780 <main+0x394>)
 8000492:	4bbc      	ldr	r3, [pc, #752]	@ (8000784 <main+0x398>)
 8000494:	2202      	movs	r2, #2
 8000496:	0018      	movs	r0, r3
 8000498:	f001 fb46 	bl	8001b28 <HAL_ADC_Start_DMA>
  /* Disable DMA Interrupts to prevent CPU overload (92kHz IRQ flood) */
  __HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800049c:	4bba      	ldr	r3, [pc, #744]	@ (8000788 <main+0x39c>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	4bb9      	ldr	r3, [pc, #740]	@ (8000788 <main+0x39c>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	210e      	movs	r1, #14
 80004a8:	438a      	bics	r2, r1
 80004aa:	601a      	str	r2, [r3, #0]
  /* Disable ADC Interrupts */
  __HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_OVR | ADC_IT_EOC | ADC_IT_EOS);
 80004ac:	4bb5      	ldr	r3, [pc, #724]	@ (8000784 <main+0x398>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	685a      	ldr	r2, [r3, #4]
 80004b2:	4bb4      	ldr	r3, [pc, #720]	@ (8000784 <main+0x398>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	211c      	movs	r1, #28
 80004b8:	438a      	bics	r2, r1
 80004ba:	605a      	str	r2, [r3, #4]

  /* HAL_UART_Transmit(&huart1, (uint8_t*)"ADC Init Skip\n", 14, 100); */

  HAL_TIM_Base_Start_IT(&htim1);
 80004bc:	4bb3      	ldr	r3, [pc, #716]	@ (800078c <main+0x3a0>)
 80004be:	0018      	movs	r0, r3
 80004c0:	f003 ff28 	bl	8004314 <HAL_TIM_Base_Start_IT>
  /* HAL_UART_Transmit(&huart1, (uint8_t*)"TIM Start\n", 10, 100); */

  /* State Machine Variables */
  uint8_t state_main = 1;
 80004c4:	232f      	movs	r3, #47	@ 0x2f
 80004c6:	18fb      	adds	r3, r7, r3
 80004c8:	2201      	movs	r2, #1
 80004ca:	701a      	strb	r2, [r3, #0]
  //uint32_t state_timer = 0;
  uint32_t led_timer = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t state4_timer = 0;
 80004d0:	2300      	movs	r3, #0
 80004d2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pwgd_debounce = 0;
 80004d4:	2300      	movs	r3, #0
 80004d6:	623b      	str	r3, [r7, #32]

  /* Force Enable Interrupts */
  /* Reconfigure Priorities to prevent starvation */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0); /* Highest: Timing Critical */
 80004d8:	2200      	movs	r2, #0
 80004da:	2100      	movs	r1, #0
 80004dc:	200d      	movs	r0, #13
 80004de:	f002 fba9 	bl	8002c34 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(ADC1_IRQn, 1, 0);                /* High: Data Acq */
 80004e2:	2200      	movs	r2, #0
 80004e4:	2101      	movs	r1, #1
 80004e6:	200c      	movs	r0, #12
 80004e8:	f002 fba4 	bl	8002c34 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);              /* Lower: Comms */
 80004ec:	2200      	movs	r2, #0
 80004ee:	2102      	movs	r1, #2
 80004f0:	201b      	movs	r0, #27
 80004f2:	f002 fb9f 	bl	8002c34 <HAL_NVIC_SetPriority>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80004f6:	b662      	cpsie	i
}
 80004f8:	46c0      	nop			@ (mov r8, r8)
  
  __enable_irq();

  /* Debug: Confirm Loop Entry */
  HAL_UART_Transmit(&huart1, (uint8_t*)"Loop Start\n", 11, 100);
 80004fa:	49a5      	ldr	r1, [pc, #660]	@ (8000790 <main+0x3a4>)
 80004fc:	48a5      	ldr	r0, [pc, #660]	@ (8000794 <main+0x3a8>)
 80004fe:	2364      	movs	r3, #100	@ 0x64
 8000500:	220b      	movs	r2, #11
 8000502:	f004 fc15 	bl	8004d30 <HAL_UART_Transmit>

  /* Startup LED Blink */
  for(int i=0; i<3; i++) {
 8000506:	2300      	movs	r3, #0
 8000508:	61fb      	str	r3, [r7, #28]
 800050a:	e00e      	b.n	800052a <main+0x13e>
      LED_Control(1); 
 800050c:	2001      	movs	r0, #1
 800050e:	f000 fc03 	bl	8000d18 <LED_Control>
      HAL_Delay(100);
 8000512:	2064      	movs	r0, #100	@ 0x64
 8000514:	f000 ff04 	bl	8001320 <HAL_Delay>
      LED_Control(0); 
 8000518:	2000      	movs	r0, #0
 800051a:	f000 fbfd 	bl	8000d18 <LED_Control>
      HAL_Delay(100);
 800051e:	2064      	movs	r0, #100	@ 0x64
 8000520:	f000 fefe 	bl	8001320 <HAL_Delay>
  for(int i=0; i<3; i++) {
 8000524:	69fb      	ldr	r3, [r7, #28]
 8000526:	3301      	adds	r3, #1
 8000528:	61fb      	str	r3, [r7, #28]
 800052a:	69fb      	ldr	r3, [r7, #28]
 800052c:	2b02      	cmp	r3, #2
 800052e:	dded      	ble.n	800050c <main+0x120>
  }
  /* Ensure LED is in correct initial state (OFF) */
  LED_Control(0);
 8000530:	2000      	movs	r0, #0
 8000532:	f000 fbf1 	bl	8000d18 <LED_Control>
  {      
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */

    /* State Machine Logic */
    if (uTIM1_Interrupt_Flag == 1)
 8000536:	4b98      	ldr	r3, [pc, #608]	@ (8000798 <main+0x3ac>)
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	b2db      	uxtb	r3, r3
 800053c:	2b01      	cmp	r3, #1
 800053e:	d000      	beq.n	8000542 <main+0x156>
 8000540:	e17b      	b.n	800083a <main+0x44e>
    {
      IWDG->KR = 0xAAAA; /* Feed Dog */
 8000542:	4b96      	ldr	r3, [pc, #600]	@ (800079c <main+0x3b0>)
 8000544:	4a96      	ldr	r2, [pc, #600]	@ (80007a0 <main+0x3b4>)
 8000546:	601a      	str	r2, [r3, #0]
      uTIM1_Interrupt_Flag = 0;
 8000548:	4b93      	ldr	r3, [pc, #588]	@ (8000798 <main+0x3ac>)
 800054a:	2200      	movs	r2, #0
 800054c:	701a      	strb	r2, [r3, #0]
      //HAL_UART_Transmit(&huart1, (uint8_t*)"int\n", 4, 100); 
      /* --- 1. Data Processing (Averaging) --- */
      /* Direct assignment (uint16_t to uint32_t auto-promotes correctly) */
      uADC_Value_T2P = uADC_Value[0]&0x0FFF;
 800054e:	4b8c      	ldr	r3, [pc, #560]	@ (8000780 <main+0x394>)
 8000550:	881b      	ldrh	r3, [r3, #0]
 8000552:	b29b      	uxth	r3, r3
 8000554:	051b      	lsls	r3, r3, #20
 8000556:	0d1a      	lsrs	r2, r3, #20
 8000558:	4b92      	ldr	r3, [pc, #584]	@ (80007a4 <main+0x3b8>)
 800055a:	601a      	str	r2, [r3, #0]
      uADC_Value_PWGD = uADC_Value[1]&0x0FFF;
 800055c:	4b88      	ldr	r3, [pc, #544]	@ (8000780 <main+0x394>)
 800055e:	885b      	ldrh	r3, [r3, #2]
 8000560:	b29b      	uxth	r3, r3
 8000562:	051b      	lsls	r3, r3, #20
 8000564:	0d1a      	lsrs	r2, r3, #20
 8000566:	4b90      	ldr	r3, [pc, #576]	@ (80007a8 <main+0x3bc>)
 8000568:	601a      	str	r2, [r3, #0]

      static uint32_t usart_timer = 0;
      usart_timer++;
 800056a:	4b90      	ldr	r3, [pc, #576]	@ (80007ac <main+0x3c0>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	1c5a      	adds	r2, r3, #1
 8000570:	4b8e      	ldr	r3, [pc, #568]	@ (80007ac <main+0x3c0>)
 8000572:	601a      	str	r2, [r3, #0]
      if(usart_timer > 100000)
 8000574:	4b8d      	ldr	r3, [pc, #564]	@ (80007ac <main+0x3c0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a8d      	ldr	r2, [pc, #564]	@ (80007b0 <main+0x3c4>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d908      	bls.n	8000590 <main+0x1a4>
      {
    	  usart_timer = 0;
 800057e:	4b8b      	ldr	r3, [pc, #556]	@ (80007ac <main+0x3c0>)
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
    	  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&uADC_T2P_Average, 4);
 8000584:	498b      	ldr	r1, [pc, #556]	@ (80007b4 <main+0x3c8>)
 8000586:	4b83      	ldr	r3, [pc, #524]	@ (8000794 <main+0x3a8>)
 8000588:	2204      	movs	r2, #4
 800058a:	0018      	movs	r0, r3
 800058c:	f004 fc74 	bl	8004e78 <HAL_UART_Transmit_DMA>
      /* --- 2. State Machine --- */
      /* 10us tick base */

      // 必须加取地址符 &

      switch (state_main)
 8000590:	232f      	movs	r3, #47	@ 0x2f
 8000592:	18fb      	adds	r3, r7, r3
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b04      	cmp	r3, #4
 8000598:	d100      	bne.n	800059c <main+0x1b0>
 800059a:	e12b      	b.n	80007f4 <main+0x408>
 800059c:	dd00      	ble.n	80005a0 <main+0x1b4>
 800059e:	e14c      	b.n	800083a <main+0x44e>
 80005a0:	2b03      	cmp	r3, #3
 80005a2:	d100      	bne.n	80005a6 <main+0x1ba>
 80005a4:	e0c3      	b.n	800072e <main+0x342>
 80005a6:	dd00      	ble.n	80005aa <main+0x1be>
 80005a8:	e147      	b.n	800083a <main+0x44e>
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d002      	beq.n	80005b4 <main+0x1c8>
 80005ae:	2b02      	cmp	r3, #2
 80005b0:	d059      	beq.n	8000666 <main+0x27a>
 80005b2:	e142      	b.n	800083a <main+0x44e>
      {
        case 1: /* Wait for PWGD > 1.5V */
          /* LED: 1s Blink (500ms ON / 500ms OFF) - 100kHz * 0.5s = 50000 ticks */
          led_timer++;
 80005b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005b6:	3301      	adds	r3, #1
 80005b8:	62bb      	str	r3, [r7, #40]	@ 0x28
          if (led_timer < 50000) LED_Control(1); /* ON */
 80005ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005bc:	4a7e      	ldr	r2, [pc, #504]	@ (80007b8 <main+0x3cc>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d803      	bhi.n	80005ca <main+0x1de>
 80005c2:	2001      	movs	r0, #1
 80005c4:	f000 fba8 	bl	8000d18 <LED_Control>
 80005c8:	e009      	b.n	80005de <main+0x1f2>
          else if (led_timer < 100000) LED_Control(0); /* OFF */
 80005ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005cc:	4a7b      	ldr	r2, [pc, #492]	@ (80007bc <main+0x3d0>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d803      	bhi.n	80005da <main+0x1ee>
 80005d2:	2000      	movs	r0, #0
 80005d4:	f000 fba0 	bl	8000d18 <LED_Control>
 80005d8:	e001      	b.n	80005de <main+0x1f2>
          else led_timer = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	62bb      	str	r3, [r7, #40]	@ 0x28

          /* PWGD Check: > 1.5V (~1861 @ 3.3V) */
          if (uADC_Value_PWGD > 0x7ff) 
 80005de:	4b72      	ldr	r3, [pc, #456]	@ (80007a8 <main+0x3bc>)
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	2380      	movs	r3, #128	@ 0x80
 80005e4:	011b      	lsls	r3, r3, #4
 80005e6:	429a      	cmp	r2, r3
 80005e8:	d311      	bcc.n	800060e <main+0x222>
          {
             pwgd_debounce++;
 80005ea:	6a3b      	ldr	r3, [r7, #32]
 80005ec:	3301      	adds	r3, #1
 80005ee:	623b      	str	r3, [r7, #32]
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);//dcdc en
 80005f0:	23a0      	movs	r3, #160	@ 0xa0
 80005f2:	05db      	lsls	r3, r3, #23
 80005f4:	2200      	movs	r2, #0
 80005f6:	2140      	movs	r1, #64	@ 0x40
 80005f8:	0018      	movs	r0, r3
 80005fa:	f002 ffcf 	bl	800359c <HAL_GPIO_WritePin>
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); //relay close
 80005fe:	23a0      	movs	r3, #160	@ 0xa0
 8000600:	05db      	lsls	r3, r3, #23
 8000602:	2201      	movs	r2, #1
 8000604:	2180      	movs	r1, #128	@ 0x80
 8000606:	0018      	movs	r0, r3
 8000608:	f002 ffc8 	bl	800359c <HAL_GPIO_WritePin>
 800060c:	e017      	b.n	800063e <main+0x252>
          } 
          else 
          {
             if(pwgd_debounce > 1000) pwgd_debounce -= 1000; // 0.01s;3ms resume
 800060e:	6a3a      	ldr	r2, [r7, #32]
 8000610:	23fa      	movs	r3, #250	@ 0xfa
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	429a      	cmp	r2, r3
 8000616:	d904      	bls.n	8000622 <main+0x236>
 8000618:	6a3b      	ldr	r3, [r7, #32]
 800061a:	4a69      	ldr	r2, [pc, #420]	@ (80007c0 <main+0x3d4>)
 800061c:	4694      	mov	ip, r2
 800061e:	4463      	add	r3, ip
 8000620:	623b      	str	r3, [r7, #32]
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);//dcdc dis
 8000622:	23a0      	movs	r3, #160	@ 0xa0
 8000624:	05db      	lsls	r3, r3, #23
 8000626:	2201      	movs	r2, #1
 8000628:	2140      	movs	r1, #64	@ 0x40
 800062a:	0018      	movs	r0, r3
 800062c:	f002 ffb6 	bl	800359c <HAL_GPIO_WritePin>
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); //relay open
 8000630:	23a0      	movs	r3, #160	@ 0xa0
 8000632:	05db      	lsls	r3, r3, #23
 8000634:	2200      	movs	r2, #0
 8000636:	2180      	movs	r1, #128	@ 0x80
 8000638:	0018      	movs	r0, r3
 800063a:	f002 ffaf 	bl	800359c <HAL_GPIO_WritePin>
          }

          /* 3s debounce = 3s / 10us tick = 300000 ticks */
          if (pwgd_debounce >= 310000) 
 800063e:	6a3b      	ldr	r3, [r7, #32]
 8000640:	4a60      	ldr	r2, [pc, #384]	@ (80007c4 <main+0x3d8>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d800      	bhi.n	8000648 <main+0x25c>
 8000646:	e0f5      	b.n	8000834 <main+0x448>
          {
            pwgd_debounce = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	623b      	str	r3, [r7, #32]
            state_main = 2;
 800064c:	232f      	movs	r3, #47	@ 0x2f
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	2202      	movs	r2, #2
 8000652:	701a      	strb	r2, [r3, #0]
            led_timer = 0; /* Reset for next state */
 8000654:	2300      	movs	r3, #0
 8000656:	62bb      	str	r3, [r7, #40]	@ 0x28
            HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"S2\n", 3);
 8000658:	495b      	ldr	r1, [pc, #364]	@ (80007c8 <main+0x3dc>)
 800065a:	4b4e      	ldr	r3, [pc, #312]	@ (8000794 <main+0x3a8>)
 800065c:	2203      	movs	r2, #3
 800065e:	0018      	movs	r0, r3
 8000660:	f004 fc0a 	bl	8004e78 <HAL_UART_Transmit_DMA>
          }
          break;
 8000664:	e0e6      	b.n	8000834 <main+0x448>

        case 2: /* Check T2P Power Level */
          /* LED: 2s Blink (1s ON / 1s OFF) -> 100000 ticks */
          led_timer++;
 8000666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000668:	3301      	adds	r3, #1
 800066a:	62bb      	str	r3, [r7, #40]	@ 0x28
          if (led_timer < 100000) LED_Control(1);
 800066c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800066e:	4a53      	ldr	r2, [pc, #332]	@ (80007bc <main+0x3d0>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d803      	bhi.n	800067c <main+0x290>
 8000674:	2001      	movs	r0, #1
 8000676:	f000 fb4f 	bl	8000d18 <LED_Control>
 800067a:	e009      	b.n	8000690 <main+0x2a4>
          else if (led_timer < 200000) LED_Control(0);
 800067c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800067e:	4a53      	ldr	r2, [pc, #332]	@ (80007cc <main+0x3e0>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d803      	bhi.n	800068c <main+0x2a0>
 8000684:	2000      	movs	r0, #0
 8000686:	f000 fb47 	bl	8000d18 <LED_Control>
 800068a:	e001      	b.n	8000690 <main+0x2a4>
          else led_timer = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	62bb      	str	r3, [r7, #40]	@ 0x28
          
          /* Check T2P (uADC_T2P_Average) */
          //uADC_Sum_T2P += uADC_Value_T2P;
          if(uADC_Value_T2P > 0x7ff) uADC_Sum_T2P += 0xfff;
 8000690:	4b44      	ldr	r3, [pc, #272]	@ (80007a4 <main+0x3b8>)
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	2380      	movs	r3, #128	@ 0x80
 8000696:	011b      	lsls	r3, r3, #4
 8000698:	429a      	cmp	r2, r3
 800069a:	d306      	bcc.n	80006aa <main+0x2be>
 800069c:	4b4c      	ldr	r3, [pc, #304]	@ (80007d0 <main+0x3e4>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a4c      	ldr	r2, [pc, #304]	@ (80007d4 <main+0x3e8>)
 80006a2:	189a      	adds	r2, r3, r2
 80006a4:	4b4a      	ldr	r3, [pc, #296]	@ (80007d0 <main+0x3e4>)
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	e003      	b.n	80006b2 <main+0x2c6>
          else uADC_Sum_T2P += 0;
 80006aa:	4b49      	ldr	r3, [pc, #292]	@ (80007d0 <main+0x3e4>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	4b48      	ldr	r3, [pc, #288]	@ (80007d0 <main+0x3e4>)
 80006b0:	601a      	str	r2, [r3, #0]
          uADC_Count++;
 80006b2:	4b49      	ldr	r3, [pc, #292]	@ (80007d8 <main+0x3ec>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	3301      	adds	r3, #1
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b46      	ldr	r3, [pc, #280]	@ (80007d8 <main+0x3ec>)
 80006be:	801a      	strh	r2, [r3, #0]
          /* 8192 samples * 10us = 81.92ms */
          if(uADC_Count >= 8192)
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <main+0x3ec>)
 80006c2:	881b      	ldrh	r3, [r3, #0]
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	2380      	movs	r3, #128	@ 0x80
 80006c8:	019b      	lsls	r3, r3, #6
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d200      	bcs.n	80006d0 <main+0x2e4>
 80006ce:	e0b3      	b.n	8000838 <main+0x44c>
          {
            uADC_T2P_Average = uADC_Sum_T2P >> 13;
 80006d0:	4b3f      	ldr	r3, [pc, #252]	@ (80007d0 <main+0x3e4>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	0b5a      	lsrs	r2, r3, #13
 80006d6:	4b37      	ldr	r3, [pc, #220]	@ (80007b4 <main+0x3c8>)
 80006d8:	601a      	str	r2, [r3, #0]
            uADC_Count = 0;
 80006da:	4b3f      	ldr	r3, [pc, #252]	@ (80007d8 <main+0x3ec>)
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
            uADC_Sum_T2P = 0;
 80006e0:	4b3b      	ldr	r3, [pc, #236]	@ (80007d0 <main+0x3e4>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]

            if (uADC_T2P_Average > 2866 && uADC_T2P_Average < 3276) /*70%~80%*/
 80006e6:	4b33      	ldr	r3, [pc, #204]	@ (80007b4 <main+0x3c8>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a3c      	ldr	r2, [pc, #240]	@ (80007dc <main+0x3f0>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d911      	bls.n	8000714 <main+0x328>
 80006f0:	4b30      	ldr	r3, [pc, #192]	@ (80007b4 <main+0x3c8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a3a      	ldr	r2, [pc, #232]	@ (80007e0 <main+0x3f4>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d80c      	bhi.n	8000714 <main+0x328>
            //if (uADC_T2P_Average < 200) /*20%~30%*/
            {
               state_main = 3;
 80006fa:	232f      	movs	r3, #47	@ 0x2f
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	2203      	movs	r2, #3
 8000700:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	62bb      	str	r3, [r7, #40]	@ 0x28
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"71W->S3\n", 8);
 8000706:	4937      	ldr	r1, [pc, #220]	@ (80007e4 <main+0x3f8>)
 8000708:	4b22      	ldr	r3, [pc, #136]	@ (8000794 <main+0x3a8>)
 800070a:	2208      	movs	r2, #8
 800070c:	0018      	movs	r0, r3
 800070e:	f004 fbb3 	bl	8004e78 <HAL_UART_Transmit_DMA>
               state_main = 4;
               led_timer = 0;
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
            }
          }
          break;
 8000712:	e091      	b.n	8000838 <main+0x44c>
               state_main = 4;
 8000714:	232f      	movs	r3, #47	@ 0x2f
 8000716:	18fb      	adds	r3, r7, r3
 8000718:	2204      	movs	r2, #4
 800071a:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	62bb      	str	r3, [r7, #40]	@ 0x28
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
 8000720:	4931      	ldr	r1, [pc, #196]	@ (80007e8 <main+0x3fc>)
 8000722:	4b1c      	ldr	r3, [pc, #112]	@ (8000794 <main+0x3a8>)
 8000724:	220a      	movs	r2, #10
 8000726:	0018      	movs	r0, r3
 8000728:	f004 fba6 	bl	8004e78 <HAL_UART_Transmit_DMA>
          break;
 800072c:	e084      	b.n	8000838 <main+0x44c>

        case 3: /* 71W Mode */
          /* LED: 3s Blink (1.5s ON / 1.5s OFF) - 1.5s / 10us = 150000 ticks */
          led_timer++;
 800072e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000730:	3301      	adds	r3, #1
 8000732:	62bb      	str	r3, [r7, #40]	@ 0x28
          if (led_timer < 300000) LED_Control(1);
 8000734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000736:	4a2d      	ldr	r2, [pc, #180]	@ (80007ec <main+0x400>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d803      	bhi.n	8000744 <main+0x358>
 800073c:	2001      	movs	r0, #1
 800073e:	f000 faeb 	bl	8000d18 <LED_Control>
 8000742:	e009      	b.n	8000758 <main+0x36c>
          else if (led_timer < 600000) LED_Control(0);
 8000744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000746:	4a2a      	ldr	r2, [pc, #168]	@ (80007f0 <main+0x404>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d803      	bhi.n	8000754 <main+0x368>
 800074c:	2000      	movs	r0, #0
 800074e:	f000 fae3 	bl	8000d18 <LED_Control>
 8000752:	e001      	b.n	8000758 <main+0x36c>
          else led_timer = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	62bb      	str	r3, [r7, #40]	@ 0x28
          
          /* PA6 High, PA7 High */
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000758:	23a0      	movs	r3, #160	@ 0xa0
 800075a:	05db      	lsls	r3, r3, #23
 800075c:	2200      	movs	r2, #0
 800075e:	2140      	movs	r1, #64	@ 0x40
 8000760:	0018      	movs	r0, r3
 8000762:	f002 ff1b 	bl	800359c <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); //relay close and dcdc en
 8000766:	23a0      	movs	r3, #160	@ 0xa0
 8000768:	05db      	lsls	r3, r3, #23
 800076a:	2201      	movs	r2, #1
 800076c:	2180      	movs	r1, #128	@ 0x80
 800076e:	0018      	movs	r0, r3
 8000770:	f002 ff14 	bl	800359c <HAL_GPIO_WritePin>
          break;
 8000774:	e061      	b.n	800083a <main+0x44e>
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	40021000 	.word	0x40021000
 800077c:	50000400 	.word	0x50000400
 8000780:	20000030 	.word	0x20000030
 8000784:	20000048 	.word	0x20000048
 8000788:	200000ac 	.word	0x200000ac
 800078c:	20000164 	.word	0x20000164
 8000790:	08006284 	.word	0x08006284
 8000794:	200001b0 	.word	0x200001b0
 8000798:	2000002c 	.word	0x2000002c
 800079c:	40003000 	.word	0x40003000
 80007a0:	0000aaaa 	.word	0x0000aaaa
 80007a4:	2000003c 	.word	0x2000003c
 80007a8:	20000040 	.word	0x20000040
 80007ac:	20000244 	.word	0x20000244
 80007b0:	000186a0 	.word	0x000186a0
 80007b4:	20000034 	.word	0x20000034
 80007b8:	0000c34f 	.word	0x0000c34f
 80007bc:	0001869f 	.word	0x0001869f
 80007c0:	fffffc18 	.word	0xfffffc18
 80007c4:	0004baef 	.word	0x0004baef
 80007c8:	08006290 	.word	0x08006290
 80007cc:	00030d3f 	.word	0x00030d3f
 80007d0:	20000038 	.word	0x20000038
 80007d4:	00000fff 	.word	0x00000fff
 80007d8:	20000044 	.word	0x20000044
 80007dc:	00000b32 	.word	0x00000b32
 80007e0:	00000ccb 	.word	0x00000ccb
 80007e4:	08006294 	.word	0x08006294
 80007e8:	080062a0 	.word	0x080062a0
 80007ec:	000493df 	.word	0x000493df
 80007f0:	000927bf 	.word	0x000927bf

        case 4: /* Low Power / Fail Mode */
          /* LED Off */
          state4_timer++;
 80007f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007f6:	3301      	adds	r3, #1
 80007f8:	627b      	str	r3, [r7, #36]	@ 0x24
          if(state4_timer < 300000) LED_Control(0);
 80007fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007fc:	4a11      	ldr	r2, [pc, #68]	@ (8000844 <main+0x458>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d803      	bhi.n	800080a <main+0x41e>
 8000802:	2000      	movs	r0, #0
 8000804:	f000 fa88 	bl	8000d18 <LED_Control>
 8000808:	e005      	b.n	8000816 <main+0x42a>
          else
          {
        	  state4_timer = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	@ 0x24
        	  state_main = 1;
 800080e:	232f      	movs	r3, #47	@ 0x2f
 8000810:	18fb      	adds	r3, r7, r3
 8000812:	2201      	movs	r2, #1
 8000814:	701a      	strb	r2, [r3, #0]
          }
          /* PA6 Low, PA7 Low */
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000816:	23a0      	movs	r3, #160	@ 0xa0
 8000818:	05db      	lsls	r3, r3, #23
 800081a:	2201      	movs	r2, #1
 800081c:	2140      	movs	r1, #64	@ 0x40
 800081e:	0018      	movs	r0, r3
 8000820:	f002 febc 	bl	800359c <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); //relay open and dcdc off
 8000824:	23a0      	movs	r3, #160	@ 0xa0
 8000826:	05db      	lsls	r3, r3, #23
 8000828:	2200      	movs	r2, #0
 800082a:	2180      	movs	r1, #128	@ 0x80
 800082c:	0018      	movs	r0, r3
 800082e:	f002 feb5 	bl	800359c <HAL_GPIO_WritePin>
          break;
 8000832:	e002      	b.n	800083a <main+0x44e>
          break;
 8000834:	46c0      	nop			@ (mov r8, r8)
 8000836:	e000      	b.n	800083a <main+0x44e>
          break;
 8000838:	46c0      	nop			@ (mov r8, r8)
      }
    }
    /* */
    IWDG->KR = 0xAAAA; /* Feed Dog */
 800083a:	4b03      	ldr	r3, [pc, #12]	@ (8000848 <main+0x45c>)
 800083c:	4a03      	ldr	r2, [pc, #12]	@ (800084c <main+0x460>)
 800083e:	601a      	str	r2, [r3, #0]
    if (uTIM1_Interrupt_Flag == 1)
 8000840:	e679      	b.n	8000536 <main+0x14a>
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	000493df 	.word	0x000493df
 8000848:	40003000 	.word	0x40003000
 800084c:	0000aaaa 	.word	0x0000aaaa

08000850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b093      	sub	sp, #76	@ 0x4c
 8000854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000856:	2414      	movs	r4, #20
 8000858:	193b      	adds	r3, r7, r4
 800085a:	0018      	movs	r0, r3
 800085c:	2334      	movs	r3, #52	@ 0x34
 800085e:	001a      	movs	r2, r3
 8000860:	2100      	movs	r1, #0
 8000862:	f005 fcd7 	bl	8006214 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	0018      	movs	r0, r3
 800086a:	2310      	movs	r3, #16
 800086c:	001a      	movs	r2, r3
 800086e:	2100      	movs	r1, #0
 8000870:	f005 fcd0 	bl	8006214 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000874:	2380      	movs	r3, #128	@ 0x80
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	0018      	movs	r0, r3
 800087a:	f002 fec7 	bl	800360c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087e:	193b      	adds	r3, r7, r4
 8000880:	2202      	movs	r2, #2
 8000882:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000884:	193b      	adds	r3, r7, r4
 8000886:	2280      	movs	r2, #128	@ 0x80
 8000888:	0052      	lsls	r2, r2, #1
 800088a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800088c:	0021      	movs	r1, r4
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2240      	movs	r2, #64	@ 0x40
 8000898:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2202      	movs	r2, #2
 800089e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2202      	movs	r2, #2
 80008a4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2208      	movs	r2, #8
 80008b0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2280      	movs	r2, #128	@ 0x80
 80008b6:	0292      	lsls	r2, r2, #10
 80008b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2280      	movs	r2, #128	@ 0x80
 80008be:	0592      	lsls	r2, r2, #22
 80008c0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	0018      	movs	r0, r3
 80008c6:	f002 feed 	bl	80036a4 <HAL_RCC_OscConfig>
 80008ca:	1e03      	subs	r3, r0, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80008ce:	f000 fa81 	bl	8000dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2207      	movs	r2, #7
 80008d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	2202      	movs	r2, #2
 80008dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	2102      	movs	r1, #2
 80008ee:	0018      	movs	r0, r3
 80008f0:	f003 f9e8 	bl	8003cc4 <HAL_RCC_ClockConfig>
 80008f4:	1e03      	subs	r3, r0, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80008f8:	f000 fa6c 	bl	8000dd4 <Error_Handler>
  }
}
 80008fc:	46c0      	nop			@ (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	b013      	add	sp, #76	@ 0x4c
 8000902:	bd90      	pop	{r4, r7, pc}

08000904 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800090a:	2310      	movs	r3, #16
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	0018      	movs	r0, r3
 8000910:	2318      	movs	r3, #24
 8000912:	001a      	movs	r2, r3
 8000914:	2100      	movs	r1, #0
 8000916:	f005 fc7d 	bl	8006214 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	0018      	movs	r0, r3
 800091e:	230c      	movs	r3, #12
 8000920:	001a      	movs	r2, r3
 8000922:	2100      	movs	r1, #0
 8000924:	f005 fc76 	bl	8006214 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000928:	4b46      	ldr	r3, [pc, #280]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800092a:	4a47      	ldr	r2, [pc, #284]	@ (8000a48 <MX_ADC1_Init+0x144>)
 800092c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800092e:	4b45      	ldr	r3, [pc, #276]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000930:	2280      	movs	r2, #128	@ 0x80
 8000932:	05d2      	lsls	r2, r2, #23
 8000934:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000936:	4b43      	ldr	r3, [pc, #268]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800093c:	4b41      	ldr	r3, [pc, #260]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000942:	4b40      	ldr	r3, [pc, #256]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000944:	2280      	movs	r2, #128	@ 0x80
 8000946:	0392      	lsls	r2, r2, #14
 8000948:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800094a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800094c:	2208      	movs	r2, #8
 800094e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000950:	4b3c      	ldr	r3, [pc, #240]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000952:	2200      	movs	r2, #0
 8000954:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000956:	4b3b      	ldr	r3, [pc, #236]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000958:	2200      	movs	r2, #0
 800095a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800095c:	4b39      	ldr	r3, [pc, #228]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800095e:	2201      	movs	r2, #1
 8000960:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 8000962:	4b38      	ldr	r3, [pc, #224]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000964:	2202      	movs	r2, #2
 8000966:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000968:	4b36      	ldr	r3, [pc, #216]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800096a:	2220      	movs	r2, #32
 800096c:	2100      	movs	r1, #0
 800096e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000970:	4b34      	ldr	r3, [pc, #208]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000976:	4b33      	ldr	r3, [pc, #204]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000978:	2200      	movs	r2, #0
 800097a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800097c:	4b31      	ldr	r3, [pc, #196]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800097e:	222c      	movs	r2, #44	@ 0x2c
 8000980:	2101      	movs	r1, #1
 8000982:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000984:	4b2f      	ldr	r3, [pc, #188]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000986:	2200      	movs	r2, #0
 8000988:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 800098a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a44 <MX_ADC1_Init+0x140>)
 800098c:	2205      	movs	r2, #5
 800098e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8000990:	4b2c      	ldr	r3, [pc, #176]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000992:	2205      	movs	r2, #5
 8000994:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000996:	4b2b      	ldr	r3, [pc, #172]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000998:	223c      	movs	r2, #60	@ 0x3c
 800099a:	2100      	movs	r1, #0
 800099c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800099e:	4b29      	ldr	r3, [pc, #164]	@ (8000a44 <MX_ADC1_Init+0x140>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009a4:	4b27      	ldr	r3, [pc, #156]	@ (8000a44 <MX_ADC1_Init+0x140>)
 80009a6:	0018      	movs	r0, r3
 80009a8:	f000 ff16 	bl	80017d8 <HAL_ADC_Init>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80009b0:	f000 fa10 	bl	8000dd4 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80009b4:	2110      	movs	r1, #16
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	4a24      	ldr	r2, [pc, #144]	@ (8000a4c <MX_ADC1_Init+0x148>)
 80009ba:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	22c0      	movs	r2, #192	@ 0xc0
 80009c0:	0412      	lsls	r2, r2, #16
 80009c2:	605a      	str	r2, [r3, #4]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	2201      	movs	r2, #1
 80009c8:	609a      	str	r2, [r3, #8]
  AnalogWDGConfig.ITMode = DISABLE;
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	2200      	movs	r2, #0
 80009ce:	731a      	strb	r2, [r3, #12]
  AnalogWDGConfig.HighThreshold = 0;
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  AnalogWDGConfig.LowThreshold = 0;
 80009d6:	187b      	adds	r3, r7, r1
 80009d8:	2200      	movs	r2, #0
 80009da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80009dc:	187a      	adds	r2, r7, r1
 80009de:	4b19      	ldr	r3, [pc, #100]	@ (8000a44 <MX_ADC1_Init+0x140>)
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f001 fc3e 	bl	8002264 <HAL_ADC_AnalogWDGConfig>
 80009e8:	1e03      	subs	r3, r0, #0
 80009ea:	d001      	beq.n	80009f0 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80009ec:	f000 f9f2 	bl	8000dd4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2201      	movs	r2, #1
 80009f4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2200      	movs	r2, #0
 80009fa:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a02:	1d3a      	adds	r2, r7, #4
 8000a04:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000a06:	0011      	movs	r1, r2
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f001 fa53 	bl	8001eb4 <HAL_ADC_ConfigChannel>
 8000a0e:	1e03      	subs	r3, r0, #0
 8000a10:	d001      	beq.n	8000a16 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000a12:	f000 f9df 	bl	8000dd4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <MX_ADC1_Init+0x14c>)
 8000a1a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2204      	movs	r2, #4
 8000a20:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a28:	1d3a      	adds	r2, r7, #4
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <MX_ADC1_Init+0x140>)
 8000a2c:	0011      	movs	r1, r2
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f001 fa40 	bl	8001eb4 <HAL_ADC_ConfigChannel>
 8000a34:	1e03      	subs	r3, r0, #0
 8000a36:	d001      	beq.n	8000a3c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000a38:	f000 f9cc 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a3c:	46c0      	nop			@ (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b00a      	add	sp, #40	@ 0x28
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	20000048 	.word	0x20000048
 8000a48:	40012400 	.word	0x40012400
 8000a4c:	7cc00000 	.word	0x7cc00000
 8000a50:	04000002 	.word	0x04000002

08000a54 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b08c      	sub	sp, #48	@ 0x30
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a5a:	2320      	movs	r3, #32
 8000a5c:	18fb      	adds	r3, r7, r3
 8000a5e:	0018      	movs	r0, r3
 8000a60:	2310      	movs	r3, #16
 8000a62:	001a      	movs	r2, r3
 8000a64:	2100      	movs	r1, #0
 8000a66:	f005 fbd5 	bl	8006214 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a6a:	230c      	movs	r3, #12
 8000a6c:	18fb      	adds	r3, r7, r3
 8000a6e:	0018      	movs	r0, r3
 8000a70:	2314      	movs	r3, #20
 8000a72:	001a      	movs	r2, r3
 8000a74:	2100      	movs	r1, #0
 8000a76:	f005 fbcd 	bl	8006214 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a7a:	003b      	movs	r3, r7
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	230c      	movs	r3, #12
 8000a80:	001a      	movs	r2, r3
 8000a82:	2100      	movs	r1, #0
 8000a84:	f005 fbc6 	bl	8006214 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a88:	4b29      	ldr	r3, [pc, #164]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8000b34 <MX_TIM1_Init+0xe0>)
 8000a8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63; /* 64MHz / 64 = 1MHz */
 8000a8e:	4b28      	ldr	r3, [pc, #160]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000a90:	223f      	movs	r2, #63	@ 0x3f
 8000a92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a94:	4b26      	ldr	r3, [pc, #152]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;      /* 1MHz / 10 = 100kHz (10us) */
 8000a9a:	4b25      	ldr	r3, [pc, #148]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000a9c:	2209      	movs	r2, #9
 8000a9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa0:	4b23      	ldr	r3, [pc, #140]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000aa6:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aac:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f003 fbd5 	bl	8004264 <HAL_TIM_Base_Init>
 8000aba:	1e03      	subs	r3, r0, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000abe:	f000 f989 	bl	8000dd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac2:	2120      	movs	r1, #32
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	2280      	movs	r2, #128	@ 0x80
 8000ac8:	0152      	lsls	r2, r2, #5
 8000aca:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000acc:	187a      	adds	r2, r7, r1
 8000ace:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000ad0:	0011      	movs	r1, r2
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f003 fd74 	bl	80045c0 <HAL_TIM_ConfigClockSource>
 8000ad8:	1e03      	subs	r3, r0, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8000adc:	f000 f97a 	bl	8000dd4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000ae0:	210c      	movs	r1, #12
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2200      	movs	r2, #0
 8000aec:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000aee:	187a      	adds	r2, r7, r1
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000af2:	0011      	movs	r1, r2
 8000af4:	0018      	movs	r0, r3
 8000af6:	f003 fe39 	bl	800476c <HAL_TIM_SlaveConfigSynchro>
 8000afa:	1e03      	subs	r3, r0, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000afe:	f000 f969 	bl	8000dd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b02:	003b      	movs	r3, r7
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b08:	003b      	movs	r3, r7
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b0e:	003b      	movs	r3, r7
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b14:	003a      	movs	r2, r7
 8000b16:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_TIM1_Init+0xdc>)
 8000b18:	0011      	movs	r1, r2
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f004 f838 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 8000b20:	1e03      	subs	r3, r0, #0
 8000b22:	d001      	beq.n	8000b28 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000b24:	f000 f956 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b00c      	add	sp, #48	@ 0x30
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000164 	.word	0x20000164
 8000b34:	40012c00 	.word	0x40012c00

08000b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b3c:	4b23      	ldr	r3, [pc, #140]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b3e:	4a24      	ldr	r2, [pc, #144]	@ (8000bd0 <MX_USART1_UART_Init+0x98>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b42:	4b22      	ldr	r3, [pc, #136]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b44:	22e1      	movs	r2, #225	@ 0xe1
 8000b46:	0252      	lsls	r2, r2, #9
 8000b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b20      	ldr	r3, [pc, #128]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b5e:	2208      	movs	r2, #8
 8000b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b74:	4b15      	ldr	r3, [pc, #84]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b7a:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b80:	4b12      	ldr	r3, [pc, #72]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b82:	0018      	movs	r0, r3
 8000b84:	f004 f87e 	bl	8004c84 <HAL_UART_Init>
 8000b88:	1e03      	subs	r3, r0, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b8c:	f000 f922 	bl	8000dd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b90:	4b0e      	ldr	r3, [pc, #56]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b92:	2100      	movs	r1, #0
 8000b94:	0018      	movs	r0, r3
 8000b96:	f005 fa5d 	bl	8006054 <HAL_UARTEx_SetTxFifoThreshold>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b9e:	f000 f919 	bl	8000dd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f005 fa94 	bl	80060d4 <HAL_UARTEx_SetRxFifoThreshold>
 8000bac:	1e03      	subs	r3, r0, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000bb0:	f000 f910 	bl	8000dd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <MX_USART1_UART_Init+0x94>)
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f005 fa12 	bl	8005fe0 <HAL_UARTEx_DisableFifoMode>
 8000bbc:	1e03      	subs	r3, r0, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bc0:	f000 f908 	bl	8000dd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	200001b0 	.word	0x200001b0
 8000bd0:	40013800 	.word	0x40013800

08000bd4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* IWDG Initialization using Registers (No HAL driver needed) */
  /* 1. Enable IWDG (LSI automatically enabled by hardware if not already) */
  IWDG->KR = 0xCCCC; /* Start IWDG */
 8000bd8:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <MX_IWDG_Init+0x2c>)
 8000bda:	4a0a      	ldr	r2, [pc, #40]	@ (8000c04 <MX_IWDG_Init+0x30>)
 8000bdc:	601a      	str	r2, [r3, #0]
  
  /* 2. Enable register access */
  IWDG->KR = 0x5555; 
 8000bde:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <MX_IWDG_Init+0x2c>)
 8000be0:	4a09      	ldr	r2, [pc, #36]	@ (8000c08 <MX_IWDG_Init+0x34>)
 8000be2:	601a      	str	r2, [r3, #0]
  
  /* 3. Set Prescaler (32kHz / 32 = 1kHz) */
  /* PR: 000->/4, 011->/32 */
  IWDG->PR = 0x03; 
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <MX_IWDG_Init+0x2c>)
 8000be6:	2203      	movs	r2, #3
 8000be8:	605a      	str	r2, [r3, #4]
  
  /* 4. Set Reload (1000ms = 1000 counts at 1kHz) */
  IWDG->RLR = 1000; 
 8000bea:	4b05      	ldr	r3, [pc, #20]	@ (8000c00 <MX_IWDG_Init+0x2c>)
 8000bec:	22fa      	movs	r2, #250	@ 0xfa
 8000bee:	0092      	lsls	r2, r2, #2
 8000bf0:	609a      	str	r2, [r3, #8]

  /* 5. Reload Counter */
  IWDG->KR = 0xAAAA;
 8000bf2:	4b03      	ldr	r3, [pc, #12]	@ (8000c00 <MX_IWDG_Init+0x2c>)
 8000bf4:	4a05      	ldr	r2, [pc, #20]	@ (8000c0c <MX_IWDG_Init+0x38>)
 8000bf6:	601a      	str	r2, [r3, #0]
}
 8000bf8:	46c0      	nop			@ (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			@ (mov r8, r8)
 8000c00:	40003000 	.word	0x40003000
 8000c04:	0000cccc 	.word	0x0000cccc
 8000c08:	00005555 	.word	0x00005555
 8000c0c:	0000aaaa 	.word	0x0000aaaa

08000c10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <MX_DMA_Init+0x48>)
 8000c18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <MX_DMA_Init+0x48>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c22:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <MX_DMA_Init+0x48>)
 8000c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c26:	2201      	movs	r2, #1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2100      	movs	r1, #0
 8000c32:	2009      	movs	r0, #9
 8000c34:	f001 fffe 	bl	8002c34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c38:	2009      	movs	r0, #9
 8000c3a:	f002 f810 	bl	8002c5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2100      	movs	r1, #0
 8000c42:	200a      	movs	r0, #10
 8000c44:	f001 fff6 	bl	8002c34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c48:	200a      	movs	r0, #10
 8000c4a:	f002 f808 	bl	8002c5e <HAL_NVIC_EnableIRQ>

}
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	46bd      	mov	sp, r7
 8000c52:	b002      	add	sp, #8
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	40021000 	.word	0x40021000

08000c5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c5c:	b590      	push	{r4, r7, lr}
 8000c5e:	b089      	sub	sp, #36	@ 0x24
 8000c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	240c      	movs	r4, #12
 8000c64:	193b      	adds	r3, r7, r4
 8000c66:	0018      	movs	r0, r3
 8000c68:	2314      	movs	r3, #20
 8000c6a:	001a      	movs	r2, r3
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	f005 fad1 	bl	8006214 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	4b27      	ldr	r3, [pc, #156]	@ (8000d10 <MX_GPIO_Init+0xb4>)
 8000c74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c76:	4b26      	ldr	r3, [pc, #152]	@ (8000d10 <MX_GPIO_Init+0xb4>)
 8000c78:	2102      	movs	r1, #2
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c7e:	4b24      	ldr	r3, [pc, #144]	@ (8000d10 <MX_GPIO_Init+0xb4>)
 8000c80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c82:	2202      	movs	r2, #2
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
 8000c88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	4b21      	ldr	r3, [pc, #132]	@ (8000d10 <MX_GPIO_Init+0xb4>)
 8000c8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c8e:	4b20      	ldr	r3, [pc, #128]	@ (8000d10 <MX_GPIO_Init+0xb4>)
 8000c90:	2101      	movs	r1, #1
 8000c92:	430a      	orrs	r2, r1
 8000c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c96:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <MX_GPIO_Init+0xb4>)
 8000c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000ca2:	23a0      	movs	r3, #160	@ 0xa0
 8000ca4:	05db      	lsls	r3, r3, #23
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	21c0      	movs	r1, #192	@ 0xc0
 8000caa:	0018      	movs	r0, r3
 8000cac:	f002 fc76 	bl	800359c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET); /* Default OFF (High-Z) */
 8000cb0:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_GPIO_Init+0xb8>)
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f002 fc70 	bl	800359c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cbc:	193b      	adds	r3, r7, r4
 8000cbe:	22c0      	movs	r2, #192	@ 0xc0
 8000cc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	193b      	adds	r3, r7, r4
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	193b      	adds	r3, r7, r4
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	193b      	adds	r3, r7, r4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	193a      	adds	r2, r7, r4
 8000cd6:	23a0      	movs	r3, #160	@ 0xa0
 8000cd8:	05db      	lsls	r3, r3, #23
 8000cda:	0011      	movs	r1, r2
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f002 faf9 	bl	80032d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin; 
 8000ce2:	0021      	movs	r1, r4
 8000ce4:	187b      	adds	r3, r7, r1
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000cea:	187b      	adds	r3, r7, r1
 8000cec:	2211      	movs	r2, #17
 8000cee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	187b      	adds	r3, r7, r1
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	187b      	adds	r3, r7, r1
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	187b      	adds	r3, r7, r1
 8000cfe:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <MX_GPIO_Init+0xb8>)
 8000d00:	0019      	movs	r1, r3
 8000d02:	0010      	movs	r0, r2
 8000d04:	f002 fae6 	bl	80032d4 <HAL_GPIO_Init>


  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b009      	add	sp, #36	@ 0x24
 8000d0e:	bd90      	pop	{r4, r7, pc}
 8000d10:	40021000 	.word	0x40021000
 8000d14:	50000400 	.word	0x50000400

08000d18 <LED_Control>:

/* USER CODE BEGIN 4 */
void LED_Control(uint8_t on)
{
 8000d18:	b590      	push	{r4, r7, lr}
 8000d1a:	b089      	sub	sp, #36	@ 0x24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	0002      	movs	r2, r0
 8000d20:	1dfb      	adds	r3, r7, #7
 8000d22:	701a      	strb	r2, [r3, #0]
    static uint8_t current_state = 0xFF; /* 0xFF = Unknown/Init */

    if (current_state == on) return; /* No change needed */
 8000d24:	4b1f      	ldr	r3, [pc, #124]	@ (8000da4 <LED_Control+0x8c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	1dfa      	adds	r2, r7, #7
 8000d2a:	7812      	ldrb	r2, [r2, #0]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d034      	beq.n	8000d9a <LED_Control+0x82>

    current_state = on;
 8000d30:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <LED_Control+0x8c>)
 8000d32:	1dfa      	adds	r2, r7, #7
 8000d34:	7812      	ldrb	r2, [r2, #0]
 8000d36:	701a      	strb	r2, [r3, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	240c      	movs	r4, #12
 8000d3a:	193b      	adds	r3, r7, r4
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	2314      	movs	r3, #20
 8000d40:	001a      	movs	r2, r3
 8000d42:	2100      	movs	r1, #0
 8000d44:	f005 fa66 	bl	8006214 <memset>
    GPIO_InitStruct.Pin = led_Pin;
 8000d48:	0021      	movs	r1, r4
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2200      	movs	r2, #0
 8000d5a:	60da      	str	r2, [r3, #12]

    if(on)
 8000d5c:	1dfb      	adds	r3, r7, #7
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d00f      	beq.n	8000d84 <LED_Control+0x6c>
    {
        /* ON: Output Open-Drain, Low */
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000d64:	187b      	adds	r3, r7, r1
 8000d66:	2211      	movs	r2, #17
 8000d68:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6a:	187b      	adds	r3, r7, r1
 8000d6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000da8 <LED_Control+0x90>)
 8000d6e:	0019      	movs	r1, r3
 8000d70:	0010      	movs	r0, r2
 8000d72:	f002 faaf 	bl	80032d4 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET);
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <LED_Control+0x90>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f002 fc0d 	bl	800359c <HAL_GPIO_WritePin>
 8000d82:	e00b      	b.n	8000d9c <LED_Control+0x84>
    }
    else
    {
        /* OFF: Input, High-Z */
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d84:	210c      	movs	r1, #12
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	2200      	movs	r2, #0
 8000d8a:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8c:	187b      	adds	r3, r7, r1
 8000d8e:	4a06      	ldr	r2, [pc, #24]	@ (8000da8 <LED_Control+0x90>)
 8000d90:	0019      	movs	r1, r3
 8000d92:	0010      	movs	r0, r2
 8000d94:	f002 fa9e 	bl	80032d4 <HAL_GPIO_Init>
 8000d98:	e000      	b.n	8000d9c <LED_Control+0x84>
    if (current_state == on) return; /* No change needed */
 8000d9a:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b009      	add	sp, #36	@ 0x24
 8000da0:	bd90      	pop	{r4, r7, pc}
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	20000000 	.word	0x20000000
 8000da8:	50000400 	.word	0x50000400

08000dac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a04      	ldr	r2, [pc, #16]	@ (8000dcc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d102      	bne.n	8000dc4 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    uTIM1_Interrupt_Flag = 1;
 8000dbe:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]

  }
}
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b002      	add	sp, #8
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40012c00 	.word	0x40012c00
 8000dd0:	2000002c 	.word	0x2000002c

08000dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dda:	b672      	cpsid	i
}
 8000ddc:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Force Init LED PB0 in case we crashed before MX_GPIO_Init */
  /* LED_Control handles Init, enabling Clock if needed is good practice though LED_Control relies on it being enabled? 
     LED_Control does NOT enable clock. We should enable it here. */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dde:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <Error_Handler+0x58>)
 8000de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <Error_Handler+0x58>)
 8000de4:	2102      	movs	r1, #2
 8000de6:	430a      	orrs	r2, r1
 8000de8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <Error_Handler+0x58>)
 8000dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dee:	2202      	movs	r2, #2
 8000df0:	4013      	ands	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
  
  while (1)
  {
      /* Blink LED fast to indicate Error Loop */
      LED_Control(1); /* ON */
 8000df6:	2001      	movs	r0, #1
 8000df8:	f7ff ff8e 	bl	8000d18 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	e002      	b.n	8000e08 <Error_Handler+0x34>
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	3301      	adds	r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4a09      	ldr	r2, [pc, #36]	@ (8000e30 <Error_Handler+0x5c>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	ddf8      	ble.n	8000e02 <Error_Handler+0x2e>
      LED_Control(0); /* OFF */
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff ff81 	bl	8000d18 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	e002      	b.n	8000e22 <Error_Handler+0x4e>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a02      	ldr	r2, [pc, #8]	@ (8000e30 <Error_Handler+0x5c>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	ddf8      	ble.n	8000e1c <Error_Handler+0x48>
      LED_Control(1); /* ON */
 8000e2a:	e7e4      	b.n	8000df6 <Error_Handler+0x22>
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	0001869f 	.word	0x0001869f

08000e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e40:	2101      	movs	r1, #1
 8000e42:	430a      	orrs	r2, r1
 8000e44:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e46:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e52:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e56:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e58:	2180      	movs	r1, #128	@ 0x80
 8000e5a:	0549      	lsls	r1, r1, #21
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	055b      	lsls	r3, r3, #21
 8000e68:	4013      	ands	r3, r2
 8000e6a:	603b      	str	r3, [r7, #0]
 8000e6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b002      	add	sp, #8
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	40021000 	.word	0x40021000

08000e7c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e7c:	b590      	push	{r4, r7, lr}
 8000e7e:	b08b      	sub	sp, #44	@ 0x2c
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	2414      	movs	r4, #20
 8000e86:	193b      	adds	r3, r7, r4
 8000e88:	0018      	movs	r0, r3
 8000e8a:	2314      	movs	r3, #20
 8000e8c:	001a      	movs	r2, r3
 8000e8e:	2100      	movs	r1, #0
 8000e90:	f005 f9c0 	bl	8006214 <memset>
  if(hadc->Instance==ADC1)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a32      	ldr	r2, [pc, #200]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d15d      	bne.n	8000f5a <HAL_ADC_MspInit+0xde>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e9e:	4b32      	ldr	r3, [pc, #200]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000ea0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ea2:	4b31      	ldr	r3, [pc, #196]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000ea4:	2180      	movs	r1, #128	@ 0x80
 8000ea6:	0349      	lsls	r1, r1, #13
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	641a      	str	r2, [r3, #64]	@ 0x40
 8000eac:	4b2e      	ldr	r3, [pc, #184]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000eae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eb0:	2380      	movs	r3, #128	@ 0x80
 8000eb2:	035b      	lsls	r3, r3, #13
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	4b2b      	ldr	r3, [pc, #172]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000ebc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ebe:	4b2a      	ldr	r3, [pc, #168]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ec6:	4b28      	ldr	r3, [pc, #160]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4013      	ands	r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ed2:	193b      	adds	r3, r7, r4
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	2203      	movs	r2, #3
 8000edc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	193b      	adds	r3, r7, r4
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee4:	193a      	adds	r2, r7, r4
 8000ee6:	23a0      	movs	r3, #160	@ 0xa0
 8000ee8:	05db      	lsls	r3, r3, #23
 8000eea:	0011      	movs	r1, r2
 8000eec:	0018      	movs	r0, r3
 8000eee:	f002 f9f1 	bl	80032d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8000f70 <HAL_ADC_MspInit+0xf4>)
 8000ef6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000efa:	2205      	movs	r2, #5
 8000efc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000efe:	4b1b      	ldr	r3, [pc, #108]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f04:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f0c:	2280      	movs	r2, #128	@ 0x80
 8000f0e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f10:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f12:	2280      	movs	r2, #128	@ 0x80
 8000f14:	0052      	lsls	r2, r2, #1
 8000f16:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f18:	4b14      	ldr	r3, [pc, #80]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f1a:	2280      	movs	r2, #128	@ 0x80
 8000f1c:	00d2      	lsls	r2, r2, #3
 8000f1e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f20:	4b12      	ldr	r3, [pc, #72]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f22:	2220      	movs	r2, #32
 8000f24:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000f26:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f28:	2280      	movs	r2, #128	@ 0x80
 8000f2a:	0192      	lsls	r2, r2, #6
 8000f2c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f30:	0018      	movs	r0, r3
 8000f32:	f001 feb1 	bl	8002c98 <HAL_DMA_Init>
 8000f36:	1e03      	subs	r3, r0, #0
 8000f38:	d001      	beq.n	8000f3e <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8000f3a:	f7ff ff4b 	bl	8000dd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a0a      	ldr	r2, [pc, #40]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f42:	651a      	str	r2, [r3, #80]	@ 0x50
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <HAL_ADC_MspInit+0xf0>)
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	200c      	movs	r0, #12
 8000f50:	f001 fe70 	bl	8002c34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000f54:	200c      	movs	r0, #12
 8000f56:	f001 fe82 	bl	8002c5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f5a:	46c0      	nop			@ (mov r8, r8)
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b00b      	add	sp, #44	@ 0x2c
 8000f60:	bd90      	pop	{r4, r7, pc}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	40012400 	.word	0x40012400
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	200000ac 	.word	0x200000ac
 8000f70:	40020008 	.word	0x40020008

08000f74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0e      	ldr	r2, [pc, #56]	@ (8000fbc <HAL_TIM_Base_MspInit+0x48>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d115      	bne.n	8000fb2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x4c>)
 8000f88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x4c>)
 8000f8c:	2180      	movs	r1, #128	@ 0x80
 8000f8e:	0109      	lsls	r1, r1, #4
 8000f90:	430a      	orrs	r2, r1
 8000f92:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f94:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x4c>)
 8000f96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f98:	2380      	movs	r3, #128	@ 0x80
 8000f9a:	011b      	lsls	r3, r3, #4
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	200d      	movs	r0, #13
 8000fa8:	f001 fe44 	bl	8002c34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000fac:	200d      	movs	r0, #13
 8000fae:	f001 fe56 	bl	8002c5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000fb2:	46c0      	nop			@ (mov r8, r8)
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b004      	add	sp, #16
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	40012c00 	.word	0x40012c00
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b091      	sub	sp, #68	@ 0x44
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	232c      	movs	r3, #44	@ 0x2c
 8000fce:	18fb      	adds	r3, r7, r3
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	2314      	movs	r3, #20
 8000fd4:	001a      	movs	r2, r3
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	f005 f91c 	bl	8006214 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fdc:	2414      	movs	r4, #20
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	2318      	movs	r3, #24
 8000fe4:	001a      	movs	r2, r3
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	f005 f914 	bl	8006214 <memset>
  if(huart->Instance==USART1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a3a      	ldr	r2, [pc, #232]	@ (80010dc <HAL_UART_MspInit+0x118>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d16e      	bne.n	80010d4 <HAL_UART_MspInit+0x110>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001002:	193b      	adds	r3, r7, r4
 8001004:	0018      	movs	r0, r3
 8001006:	f003 f807 	bl	8004018 <HAL_RCCEx_PeriphCLKConfig>
 800100a:	1e03      	subs	r3, r0, #0
 800100c:	d001      	beq.n	8001012 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800100e:	f7ff fee1 	bl	8000dd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001012:	4b33      	ldr	r3, [pc, #204]	@ (80010e0 <HAL_UART_MspInit+0x11c>)
 8001014:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001016:	4b32      	ldr	r3, [pc, #200]	@ (80010e0 <HAL_UART_MspInit+0x11c>)
 8001018:	2180      	movs	r1, #128	@ 0x80
 800101a:	01c9      	lsls	r1, r1, #7
 800101c:	430a      	orrs	r2, r1
 800101e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001020:	4b2f      	ldr	r3, [pc, #188]	@ (80010e0 <HAL_UART_MspInit+0x11c>)
 8001022:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001024:	2380      	movs	r3, #128	@ 0x80
 8001026:	01db      	lsls	r3, r3, #7
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102e:	4b2c      	ldr	r3, [pc, #176]	@ (80010e0 <HAL_UART_MspInit+0x11c>)
 8001030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001032:	4b2b      	ldr	r3, [pc, #172]	@ (80010e0 <HAL_UART_MspInit+0x11c>)
 8001034:	2102      	movs	r1, #2
 8001036:	430a      	orrs	r2, r1
 8001038:	635a      	str	r2, [r3, #52]	@ 0x34
 800103a:	4b29      	ldr	r3, [pc, #164]	@ (80010e0 <HAL_UART_MspInit+0x11c>)
 800103c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800103e:	2202      	movs	r2, #2
 8001040:	4013      	ands	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001046:	212c      	movs	r1, #44	@ 0x2c
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2240      	movs	r2, #64	@ 0x40
 800104c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	2202      	movs	r2, #2
 8001052:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	187b      	adds	r3, r7, r1
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001060:	187b      	adds	r3, r7, r1
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001066:	187b      	adds	r3, r7, r1
 8001068:	4a1e      	ldr	r2, [pc, #120]	@ (80010e4 <HAL_UART_MspInit+0x120>)
 800106a:	0019      	movs	r1, r3
 800106c:	0010      	movs	r0, r2
 800106e:	f002 f931 	bl	80032d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001072:	4b1d      	ldr	r3, [pc, #116]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 8001074:	4a1d      	ldr	r2, [pc, #116]	@ (80010ec <HAL_UART_MspInit+0x128>)
 8001076:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001078:	4b1b      	ldr	r3, [pc, #108]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 800107a:	2233      	movs	r2, #51	@ 0x33
 800107c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800107e:	4b1a      	ldr	r3, [pc, #104]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 8001080:	2210      	movs	r2, #16
 8001082:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001084:	4b18      	ldr	r3, [pc, #96]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800108a:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 800108c:	2280      	movs	r2, #128	@ 0x80
 800108e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001090:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 8001092:	2200      	movs	r2, #0
 8001094:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001096:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 8001098:	2200      	movs	r2, #0
 800109a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 800109e:	2200      	movs	r2, #0
 80010a0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010a2:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80010a8:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 80010aa:	0018      	movs	r0, r3
 80010ac:	f001 fdf4 	bl	8002c98 <HAL_DMA_Init>
 80010b0:	1e03      	subs	r3, r0, #0
 80010b2:	d001      	beq.n	80010b8 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 80010b4:	f7ff fe8e 	bl	8000dd4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a0b      	ldr	r2, [pc, #44]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 80010bc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80010be:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <HAL_UART_MspInit+0x124>)
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010c4:	2200      	movs	r2, #0
 80010c6:	2100      	movs	r1, #0
 80010c8:	201b      	movs	r0, #27
 80010ca:	f001 fdb3 	bl	8002c34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010ce:	201b      	movs	r0, #27
 80010d0:	f001 fdc5 	bl	8002c5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80010d4:	46c0      	nop			@ (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b011      	add	sp, #68	@ 0x44
 80010da:	bd90      	pop	{r4, r7, pc}
 80010dc:	40013800 	.word	0x40013800
 80010e0:	40021000 	.word	0x40021000
 80010e4:	50000400 	.word	0x50000400
 80010e8:	20000108 	.word	0x20000108
 80010ec:	4002001c 	.word	0x4002001c

080010f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	e7fd      	b.n	80010f4 <NMI_Handler+0x4>

080010f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010fc:	46c0      	nop			@ (mov r8, r8)
 80010fe:	e7fd      	b.n	80010fc <HardFault_Handler+0x4>

08001100 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001104:	46c0      	nop			@ (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110e:	46c0      	nop			@ (mov r8, r8)
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001118:	f000 f8e6 	bl	80012e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* Debug: Check if SysTick is firing (Interrupts Alive?) */
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800111c:	4b03      	ldr	r3, [pc, #12]	@ (800112c <SysTick_Handler+0x18>)
 800111e:	2101      	movs	r1, #1
 8001120:	0018      	movs	r0, r3
 8001122:	f002 fa58 	bl	80035d6 <HAL_GPIO_TogglePin>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001126:	46c0      	nop			@ (mov r8, r8)
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	50000400 	.word	0x50000400

08001130 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001134:	4b03      	ldr	r3, [pc, #12]	@ (8001144 <DMA1_Channel1_IRQHandler+0x14>)
 8001136:	0018      	movs	r0, r3
 8001138:	f001 ff8a 	bl	8003050 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */

}
 800113c:	46c0      	nop			@ (mov r8, r8)
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	46c0      	nop			@ (mov r8, r8)
 8001144:	200000ac 	.word	0x200000ac

08001148 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800114c:	4b03      	ldr	r3, [pc, #12]	@ (800115c <DMA1_Channel2_3_IRQHandler+0x14>)
 800114e:	0018      	movs	r0, r3
 8001150:	f001 ff7e 	bl	8003050 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001154:	46c0      	nop			@ (mov r8, r8)
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	46c0      	nop			@ (mov r8, r8)
 800115c:	20000108 	.word	0x20000108

08001160 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <ADC1_IRQHandler+0x14>)
 8001166:	0018      	movs	r0, r3
 8001168:	f000 fd6c 	bl	8001c44 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800116c:	46c0      	nop			@ (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	46c0      	nop			@ (mov r8, r8)
 8001174:	20000048 	.word	0x20000048

08001178 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800117c:	4b03      	ldr	r3, [pc, #12]	@ (800118c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800117e:	0018      	movs	r0, r3
 8001180:	f003 f916 	bl	80043b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001184:	46c0      	nop			@ (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	20000164 	.word	0x20000164

08001190 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001194:	4b03      	ldr	r3, [pc, #12]	@ (80011a4 <USART1_IRQHandler+0x14>)
 8001196:	0018      	movs	r0, r3
 8001198:	f003 ff00 	bl	8004f9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800119c:	46c0      	nop			@ (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	46c0      	nop			@ (mov r8, r8)
 80011a4:	200001b0 	.word	0x200001b0

080011a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 80011ac:	4b03      	ldr	r3, [pc, #12]	@ (80011bc <SystemInit+0x14>)
 80011ae:	2280      	movs	r2, #128	@ 0x80
 80011b0:	0512      	lsls	r2, r2, #20
 80011b2:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b4:	46c0      	nop			@ (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011c0:	480d      	ldr	r0, [pc, #52]	@ (80011f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011c4:	f7ff fff0 	bl	80011a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c8:	480c      	ldr	r0, [pc, #48]	@ (80011fc <LoopForever+0x6>)
  ldr r1, =_edata
 80011ca:	490d      	ldr	r1, [pc, #52]	@ (8001200 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001204 <LoopForever+0xe>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d0:	e002      	b.n	80011d8 <LoopCopyDataInit>

080011d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d6:	3304      	adds	r3, #4

080011d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011dc:	d3f9      	bcc.n	80011d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011de:	4a0a      	ldr	r2, [pc, #40]	@ (8001208 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011e0:	4c0a      	ldr	r4, [pc, #40]	@ (800120c <LoopForever+0x16>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e4:	e001      	b.n	80011ea <LoopFillZerobss>

080011e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e8:	3204      	adds	r2, #4

080011ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ec:	d3fb      	bcc.n	80011e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011ee:	f005 f819 	bl	8006224 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011f2:	f7ff f8fb 	bl	80003ec <main>

080011f6 <LoopForever>:

LoopForever:
  b LoopForever
 80011f6:	e7fe      	b.n	80011f6 <LoopForever>
  ldr   r0, =_estack
 80011f8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80011fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001200:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001204:	0800633c 	.word	0x0800633c
  ldr r2, =_sbss
 8001208:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800120c:	2000024c 	.word	0x2000024c

08001210 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001210:	e7fe      	b.n	8001210 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08001214 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800121a:	1dfb      	adds	r3, r7, #7
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001220:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <HAL_Init+0x3c>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b0a      	ldr	r3, [pc, #40]	@ (8001250 <HAL_Init+0x3c>)
 8001226:	2180      	movs	r1, #128	@ 0x80
 8001228:	0049      	lsls	r1, r1, #1
 800122a:	430a      	orrs	r2, r1
 800122c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800122e:	2003      	movs	r0, #3
 8001230:	f000 f810 	bl	8001254 <HAL_InitTick>
 8001234:	1e03      	subs	r3, r0, #0
 8001236:	d003      	beq.n	8001240 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001238:	1dfb      	adds	r3, r7, #7
 800123a:	2201      	movs	r2, #1
 800123c:	701a      	strb	r2, [r3, #0]
 800123e:	e001      	b.n	8001244 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001240:	f7ff fdf8 	bl	8000e34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001244:	1dfb      	adds	r3, r7, #7
 8001246:	781b      	ldrb	r3, [r3, #0]
}
 8001248:	0018      	movs	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	b002      	add	sp, #8
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40022000 	.word	0x40022000

08001254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800125c:	230f      	movs	r3, #15
 800125e:	18fb      	adds	r3, r7, r3
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001264:	4b1d      	ldr	r3, [pc, #116]	@ (80012dc <HAL_InitTick+0x88>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d02b      	beq.n	80012c4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <HAL_InitTick+0x8c>)
 800126e:	681c      	ldr	r4, [r3, #0]
 8001270:	4b1a      	ldr	r3, [pc, #104]	@ (80012dc <HAL_InitTick+0x88>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	0019      	movs	r1, r3
 8001276:	23fa      	movs	r3, #250	@ 0xfa
 8001278:	0098      	lsls	r0, r3, #2
 800127a:	f7fe ff41 	bl	8000100 <__udivsi3>
 800127e:	0003      	movs	r3, r0
 8001280:	0019      	movs	r1, r3
 8001282:	0020      	movs	r0, r4
 8001284:	f7fe ff3c 	bl	8000100 <__udivsi3>
 8001288:	0003      	movs	r3, r0
 800128a:	0018      	movs	r0, r3
 800128c:	f001 fcf7 	bl	8002c7e <HAL_SYSTICK_Config>
 8001290:	1e03      	subs	r3, r0, #0
 8001292:	d112      	bne.n	80012ba <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b03      	cmp	r3, #3
 8001298:	d80a      	bhi.n	80012b0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800129a:	6879      	ldr	r1, [r7, #4]
 800129c:	2301      	movs	r3, #1
 800129e:	425b      	negs	r3, r3
 80012a0:	2200      	movs	r2, #0
 80012a2:	0018      	movs	r0, r3
 80012a4:	f001 fcc6 	bl	8002c34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <HAL_InitTick+0x90>)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	e00d      	b.n	80012cc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80012b0:	230f      	movs	r3, #15
 80012b2:	18fb      	adds	r3, r7, r3
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	e008      	b.n	80012cc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012ba:	230f      	movs	r3, #15
 80012bc:	18fb      	adds	r3, r7, r3
 80012be:	2201      	movs	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
 80012c2:	e003      	b.n	80012cc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012c4:	230f      	movs	r3, #15
 80012c6:	18fb      	adds	r3, r7, r3
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80012cc:	230f      	movs	r3, #15
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	781b      	ldrb	r3, [r3, #0]
}
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b005      	add	sp, #20
 80012d8:	bd90      	pop	{r4, r7, pc}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	2000000c 	.word	0x2000000c
 80012e0:	20000004 	.word	0x20000004
 80012e4:	20000008 	.word	0x20000008

080012e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012ec:	4b05      	ldr	r3, [pc, #20]	@ (8001304 <HAL_IncTick+0x1c>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	001a      	movs	r2, r3
 80012f2:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <HAL_IncTick+0x20>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	18d2      	adds	r2, r2, r3
 80012f8:	4b03      	ldr	r3, [pc, #12]	@ (8001308 <HAL_IncTick+0x20>)
 80012fa:	601a      	str	r2, [r3, #0]
}
 80012fc:	46c0      	nop			@ (mov r8, r8)
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	46c0      	nop			@ (mov r8, r8)
 8001304:	2000000c 	.word	0x2000000c
 8001308:	20000248 	.word	0x20000248

0800130c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;
 8001310:	4b02      	ldr	r3, [pc, #8]	@ (800131c <HAL_GetTick+0x10>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	0018      	movs	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	46c0      	nop			@ (mov r8, r8)
 800131c:	20000248 	.word	0x20000248

08001320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001328:	f7ff fff0 	bl	800130c <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3301      	adds	r3, #1
 8001338:	d005      	beq.n	8001346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800133a:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <HAL_Delay+0x44>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	001a      	movs	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	189b      	adds	r3, r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	f7ff ffe0 	bl	800130c <HAL_GetTick>
 800134c:	0002      	movs	r2, r0
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	429a      	cmp	r2, r3
 8001356:	d8f7      	bhi.n	8001348 <HAL_Delay+0x28>
  {
  }
}
 8001358:	46c0      	nop			@ (mov r8, r8)
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	46bd      	mov	sp, r7
 800135e:	b004      	add	sp, #16
 8001360:	bd80      	pop	{r7, pc}
 8001362:	46c0      	nop			@ (mov r8, r8)
 8001364:	2000000c 	.word	0x2000000c

08001368 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a05      	ldr	r2, [pc, #20]	@ (800138c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001378:	401a      	ands	r2, r3
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	601a      	str	r2, [r3, #0]
}
 8001382:	46c0      	nop			@ (mov r8, r8)
 8001384:	46bd      	mov	sp, r7
 8001386:	b002      	add	sp, #8
 8001388:	bd80      	pop	{r7, pc}
 800138a:	46c0      	nop			@ (mov r8, r8)
 800138c:	fe3fffff 	.word	0xfe3fffff

08001390 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	23e0      	movs	r3, #224	@ 0xe0
 800139e:	045b      	lsls	r3, r3, #17
 80013a0:	4013      	ands	r3, r2
}
 80013a2:	0018      	movs	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	b002      	add	sp, #8
 80013a8:	bd80      	pop	{r7, pc}

080013aa <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b084      	sub	sp, #16
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	2104      	movs	r1, #4
 80013be:	400a      	ands	r2, r1
 80013c0:	2107      	movs	r1, #7
 80013c2:	4091      	lsls	r1, r2
 80013c4:	000a      	movs	r2, r1
 80013c6:	43d2      	mvns	r2, r2
 80013c8:	401a      	ands	r2, r3
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	2104      	movs	r1, #4
 80013ce:	400b      	ands	r3, r1
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	4099      	lsls	r1, r3
 80013d4:	000b      	movs	r3, r1
 80013d6:	431a      	orrs	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80013dc:	46c0      	nop			@ (mov r8, r8)
 80013de:	46bd      	mov	sp, r7
 80013e0:	b004      	add	sp, #16
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	695b      	ldr	r3, [r3, #20]
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	2104      	movs	r1, #4
 80013f6:	400a      	ands	r2, r1
 80013f8:	2107      	movs	r1, #7
 80013fa:	4091      	lsls	r1, r2
 80013fc:	000a      	movs	r2, r1
 80013fe:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2104      	movs	r1, #4
 8001404:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001406:	40da      	lsrs	r2, r3
 8001408:	0013      	movs	r3, r2
}
 800140a:	0018      	movs	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	b002      	add	sp, #8
 8001410:	bd80      	pop	{r7, pc}

08001412 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	23c0      	movs	r3, #192	@ 0xc0
 8001420:	011b      	lsls	r3, r3, #4
 8001422:	4013      	ands	r3, r2
 8001424:	d101      	bne.n	800142a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001426:	2301      	movs	r3, #1
 8001428:	e000      	b.n	800142c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800142a:	2300      	movs	r3, #0
}
 800142c:	0018      	movs	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	b002      	add	sp, #8
 8001432:	bd80      	pop	{r7, pc}

08001434 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	211f      	movs	r1, #31
 8001448:	400a      	ands	r2, r1
 800144a:	210f      	movs	r1, #15
 800144c:	4091      	lsls	r1, r2
 800144e:	000a      	movs	r2, r1
 8001450:	43d2      	mvns	r2, r2
 8001452:	401a      	ands	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	0e9b      	lsrs	r3, r3, #26
 8001458:	210f      	movs	r1, #15
 800145a:	4019      	ands	r1, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	201f      	movs	r0, #31
 8001460:	4003      	ands	r3, r0
 8001462:	4099      	lsls	r1, r3
 8001464:	000b      	movs	r3, r1
 8001466:	431a      	orrs	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800146c:	46c0      	nop			@ (mov r8, r8)
 800146e:	46bd      	mov	sp, r7
 8001470:	b004      	add	sp, #16
 8001472:	bd80      	pop	{r7, pc}

08001474 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	035b      	lsls	r3, r3, #13
 8001486:	0b5b      	lsrs	r3, r3, #13
 8001488:	431a      	orrs	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800148e:	46c0      	nop			@ (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b002      	add	sp, #8
 8001494:	bd80      	pop	{r7, pc}

08001496 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	0352      	lsls	r2, r2, #13
 80014a8:	0b52      	lsrs	r2, r2, #13
 80014aa:	43d2      	mvns	r2, r2
 80014ac:	401a      	ands	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014b2:	46c0      	nop			@ (mov r8, r8)
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b002      	add	sp, #8
 80014b8:	bd80      	pop	{r7, pc}

080014ba <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	2203      	movs	r2, #3
 80014c8:	4013      	ands	r3, r2
}
 80014ca:	0018      	movs	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b002      	add	sp, #8
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	68ba      	ldr	r2, [r7, #8]
 80014e6:	0212      	lsls	r2, r2, #8
 80014e8:	43d2      	mvns	r2, r2
 80014ea:	401a      	ands	r2, r3
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	6879      	ldr	r1, [r7, #4]
 80014f2:	400b      	ands	r3, r1
 80014f4:	4904      	ldr	r1, [pc, #16]	@ (8001508 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014f6:	400b      	ands	r3, r1
 80014f8:	431a      	orrs	r2, r3
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	46bd      	mov	sp, r7
 8001502:	b004      	add	sp, #16
 8001504:	bd80      	pop	{r7, pc}
 8001506:	46c0      	nop			@ (mov r8, r8)
 8001508:	07ffff00 	.word	0x07ffff00

0800150c <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	4a11      	ldr	r2, [pc, #68]	@ (8001560 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d103      	bne.n	8001528 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	330c      	adds	r3, #12
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e009      	b.n	800153c <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	33a0      	adds	r3, #160	@ 0xa0
 800152c:	0019      	movs	r1, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	0d5b      	lsrs	r3, r3, #21
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	2204      	movs	r2, #4
 8001536:	4013      	ands	r3, r2
 8001538:	18cb      	adds	r3, r1, r3
 800153a:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	68ba      	ldr	r2, [r7, #8]
 8001542:	4908      	ldr	r1, [pc, #32]	@ (8001564 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 8001544:	400a      	ands	r2, r1
 8001546:	43d2      	mvns	r2, r2
 8001548:	401a      	ands	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	400b      	ands	r3, r1
 8001550:	431a      	orrs	r2, r3
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8001556:	46c0      	nop			@ (mov r8, r8)
 8001558:	46bd      	mov	sp, r7
 800155a:	b006      	add	sp, #24
 800155c:	bd80      	pop	{r7, pc}
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	7cc00000 	.word	0x7cc00000
 8001564:	7cc7ffff 	.word	0x7cc7ffff

08001568 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
 8001574:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3320      	adds	r3, #32
 800157a:	0018      	movs	r0, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	0d1b      	lsrs	r3, r3, #20
 8001580:	2203      	movs	r2, #3
 8001582:	401a      	ands	r2, r3
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	0d5b      	lsrs	r3, r3, #21
 8001588:	2101      	movs	r1, #1
 800158a:	400b      	ands	r3, r1
 800158c:	18d3      	adds	r3, r2, r3
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	18c3      	adds	r3, r0, r3
 8001592:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 800159a:	401a      	ands	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	0419      	lsls	r1, r3, #16
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	430b      	orrs	r3, r1
 80015a4:	431a      	orrs	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b006      	add	sp, #24
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	f000f000 	.word	0xf000f000

080015b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a05      	ldr	r2, [pc, #20]	@ (80015dc <LL_ADC_EnableInternalRegulator+0x24>)
 80015c6:	4013      	ands	r3, r2
 80015c8:	2280      	movs	r2, #128	@ 0x80
 80015ca:	0552      	lsls	r2, r2, #21
 80015cc:	431a      	orrs	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b002      	add	sp, #8
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	46c0      	nop			@ (mov r8, r8)
 80015dc:	6fffffe8 	.word	0x6fffffe8

080015e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	055b      	lsls	r3, r3, #21
 80015f0:	401a      	ands	r2, r3
 80015f2:	2380      	movs	r3, #128	@ 0x80
 80015f4:	055b      	lsls	r3, r3, #21
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d101      	bne.n	80015fe <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80015fe:	2300      	movs	r3, #0
}
 8001600:	0018      	movs	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	b002      	add	sp, #8
 8001606:	bd80      	pop	{r7, pc}

08001608 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <LL_ADC_Enable+0x20>)
 8001616:	4013      	ands	r3, r2
 8001618:	2201      	movs	r2, #1
 800161a:	431a      	orrs	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001620:	46c0      	nop			@ (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b002      	add	sp, #8
 8001626:	bd80      	pop	{r7, pc}
 8001628:	7fffffe8 	.word	0x7fffffe8

0800162c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <LL_ADC_Disable+0x20>)
 800163a:	4013      	ands	r3, r2
 800163c:	2202      	movs	r2, #2
 800163e:	431a      	orrs	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001644:	46c0      	nop			@ (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	b002      	add	sp, #8
 800164a:	bd80      	pop	{r7, pc}
 800164c:	7fffffe8 	.word	0x7fffffe8

08001650 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	2201      	movs	r2, #1
 800165e:	4013      	ands	r3, r2
 8001660:	2b01      	cmp	r3, #1
 8001662:	d101      	bne.n	8001668 <LL_ADC_IsEnabled+0x18>
 8001664:	2301      	movs	r3, #1
 8001666:	e000      	b.n	800166a <LL_ADC_IsEnabled+0x1a>
 8001668:	2300      	movs	r3, #0
}
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b002      	add	sp, #8
 8001670:	bd80      	pop	{r7, pc}

08001672 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	2202      	movs	r2, #2
 8001680:	4013      	ands	r3, r2
 8001682:	2b02      	cmp	r3, #2
 8001684:	d101      	bne.n	800168a <LL_ADC_IsDisableOngoing+0x18>
 8001686:	2301      	movs	r3, #1
 8001688:	e000      	b.n	800168c <LL_ADC_IsDisableOngoing+0x1a>
 800168a:	2300      	movs	r3, #0
}
 800168c:	0018      	movs	r0, r3
 800168e:	46bd      	mov	sp, r7
 8001690:	b002      	add	sp, #8
 8001692:	bd80      	pop	{r7, pc}

08001694 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4a04      	ldr	r2, [pc, #16]	@ (80016b4 <LL_ADC_REG_StartConversion+0x20>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	2204      	movs	r2, #4
 80016a6:	431a      	orrs	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	7fffffe8 	.word	0x7fffffe8

080016b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2204      	movs	r2, #4
 80016c6:	4013      	ands	r3, r2
 80016c8:	2b04      	cmp	r3, #4
 80016ca:	d101      	bne.n	80016d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b002      	add	sp, #8
 80016d8:	bd80      	pop	{r7, pc}

080016da <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2280      	movs	r2, #128	@ 0x80
 80016e6:	601a      	str	r2, [r3, #0]
}
 80016e8:	46c0      	nop			@ (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	b002      	add	sp, #8
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2280      	movs	r2, #128	@ 0x80
 80016fc:	0052      	lsls	r2, r2, #1
 80016fe:	601a      	str	r2, [r3, #0]
}
 8001700:	46c0      	nop			@ (mov r8, r8)
 8001702:	46bd      	mov	sp, r7
 8001704:	b002      	add	sp, #8
 8001706:	bd80      	pop	{r7, pc}

08001708 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2280      	movs	r2, #128	@ 0x80
 8001714:	0092      	lsls	r2, r2, #2
 8001716:	601a      	str	r2, [r3, #0]
}
 8001718:	46c0      	nop			@ (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	b002      	add	sp, #8
 800171e:	bd80      	pop	{r7, pc}

08001720 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2280      	movs	r2, #128	@ 0x80
 800172e:	431a      	orrs	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	605a      	str	r2, [r3, #4]
}
 8001734:	46c0      	nop			@ (mov r8, r8)
 8001736:	46bd      	mov	sp, r7
 8001738:	b002      	add	sp, #8
 800173a:	bd80      	pop	{r7, pc}

0800173c <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	2280      	movs	r2, #128	@ 0x80
 800174a:	0052      	lsls	r2, r2, #1
 800174c:	431a      	orrs	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	605a      	str	r2, [r3, #4]
}
 8001752:	46c0      	nop			@ (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	b002      	add	sp, #8
 8001758:	bd80      	pop	{r7, pc}

0800175a <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2280      	movs	r2, #128	@ 0x80
 8001768:	0092      	lsls	r2, r2, #2
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	605a      	str	r2, [r3, #4]
}
 8001770:	46c0      	nop			@ (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	b002      	add	sp, #8
 8001776:	bd80      	pop	{r7, pc}

08001778 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2280      	movs	r2, #128	@ 0x80
 8001786:	4393      	bics	r3, r2
 8001788:	001a      	movs	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	605a      	str	r2, [r3, #4]
}
 800178e:	46c0      	nop			@ (mov r8, r8)
 8001790:	46bd      	mov	sp, r7
 8001792:	b002      	add	sp, #8
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	4a03      	ldr	r2, [pc, #12]	@ (80017b4 <LL_ADC_DisableIT_AWD2+0x1c>)
 80017a6:	401a      	ands	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	605a      	str	r2, [r3, #4]
}
 80017ac:	46c0      	nop			@ (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b002      	add	sp, #8
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	fffffeff 	.word	0xfffffeff

080017b8 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	4a03      	ldr	r2, [pc, #12]	@ (80017d4 <LL_ADC_DisableIT_AWD3+0x1c>)
 80017c6:	401a      	ands	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	605a      	str	r2, [r3, #4]
}
 80017cc:	46c0      	nop			@ (mov r8, r8)
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b002      	add	sp, #8
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	fffffdff 	.word	0xfffffdff

080017d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e0:	231f      	movs	r3, #31
 80017e2:	18fb      	adds	r3, r7, r3
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e17f      	b.n	8001afe <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001802:	2b00      	cmp	r3, #0
 8001804:	d10a      	bne.n	800181c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	0018      	movs	r0, r3
 800180a:	f7ff fb37 	bl	8000e7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2200      	movs	r2, #0
 8001812:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2254      	movs	r2, #84	@ 0x54
 8001818:	2100      	movs	r1, #0
 800181a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff fedd 	bl	80015e0 <LL_ADC_IsInternalRegulatorEnabled>
 8001826:	1e03      	subs	r3, r0, #0
 8001828:	d115      	bne.n	8001856 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	0018      	movs	r0, r3
 8001830:	f7ff fec2 	bl	80015b8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001834:	4bb4      	ldr	r3, [pc, #720]	@ (8001b08 <HAL_ADC_Init+0x330>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	49b4      	ldr	r1, [pc, #720]	@ (8001b0c <HAL_ADC_Init+0x334>)
 800183a:	0018      	movs	r0, r3
 800183c:	f7fe fc60 	bl	8000100 <__udivsi3>
 8001840:	0003      	movs	r3, r0
 8001842:	3301      	adds	r3, #1
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001848:	e002      	b.n	8001850 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	3b01      	subs	r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1f9      	bne.n	800184a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	0018      	movs	r0, r3
 800185c:	f7ff fec0 	bl	80015e0 <LL_ADC_IsInternalRegulatorEnabled>
 8001860:	1e03      	subs	r3, r0, #0
 8001862:	d10f      	bne.n	8001884 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001868:	2210      	movs	r2, #16
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001874:	2201      	movs	r2, #1
 8001876:	431a      	orrs	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800187c:	231f      	movs	r3, #31
 800187e:	18fb      	adds	r3, r7, r3
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	0018      	movs	r0, r3
 800188a:	f7ff ff15 	bl	80016b8 <LL_ADC_REG_IsConversionOngoing>
 800188e:	0003      	movs	r3, r0
 8001890:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001896:	2210      	movs	r2, #16
 8001898:	4013      	ands	r3, r2
 800189a:	d000      	beq.n	800189e <HAL_ADC_Init+0xc6>
 800189c:	e122      	b.n	8001ae4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d000      	beq.n	80018a6 <HAL_ADC_Init+0xce>
 80018a4:	e11e      	b.n	8001ae4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018aa:	4a99      	ldr	r2, [pc, #612]	@ (8001b10 <HAL_ADC_Init+0x338>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	2202      	movs	r2, #2
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	0018      	movs	r0, r3
 80018bc:	f7ff fec8 	bl	8001650 <LL_ADC_IsEnabled>
 80018c0:	1e03      	subs	r3, r0, #0
 80018c2:	d000      	beq.n	80018c6 <HAL_ADC_Init+0xee>
 80018c4:	e0ad      	b.n	8001a22 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	7e1b      	ldrb	r3, [r3, #24]
 80018ce:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80018d0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	7e5b      	ldrb	r3, [r3, #25]
 80018d6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80018d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7e9b      	ldrb	r3, [r3, #26]
 80018de:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80018e0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <HAL_ADC_Init+0x118>
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	015b      	lsls	r3, r3, #5
 80018ee:	e000      	b.n	80018f2 <HAL_ADC_Init+0x11a>
 80018f0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80018f2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80018f8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	da04      	bge.n	800190c <HAL_ADC_Init+0x134>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	085b      	lsrs	r3, r3, #1
 800190a:	e001      	b.n	8001910 <HAL_ADC_Init+0x138>
 800190c:	2380      	movs	r3, #128	@ 0x80
 800190e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001910:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	212c      	movs	r1, #44	@ 0x2c
 8001916:	5c5b      	ldrb	r3, [r3, r1]
 8001918:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800191a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2220      	movs	r2, #32
 8001926:	5c9b      	ldrb	r3, [r3, r2]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d115      	bne.n	8001958 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7e9b      	ldrb	r3, [r3, #26]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d105      	bne.n	8001940 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	2280      	movs	r2, #128	@ 0x80
 8001938:	0252      	lsls	r2, r2, #9
 800193a:	4313      	orrs	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
 800193e:	e00b      	b.n	8001958 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001944:	2220      	movs	r2, #32
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001950:	2201      	movs	r2, #1
 8001952:	431a      	orrs	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00a      	beq.n	8001976 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001964:	23e0      	movs	r3, #224	@ 0xe0
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800196e:	4313      	orrs	r3, r2
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4313      	orrs	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	4a65      	ldr	r2, [pc, #404]	@ (8001b14 <HAL_ADC_Init+0x33c>)
 800197e:	4013      	ands	r3, r2
 8001980:	0019      	movs	r1, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	430a      	orrs	r2, r1
 800198a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	0f9b      	lsrs	r3, r3, #30
 8001992:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001998:	4313      	orrs	r3, r2
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	223c      	movs	r2, #60	@ 0x3c
 80019a4:	5c9b      	ldrb	r3, [r3, r2]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d111      	bne.n	80019ce <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	0f9b      	lsrs	r3, r3, #30
 80019b0:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80019b6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80019bc:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80019c2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	2201      	movs	r2, #1
 80019ca:	4313      	orrs	r3, r2
 80019cc:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	691b      	ldr	r3, [r3, #16]
 80019d4:	4a50      	ldr	r2, [pc, #320]	@ (8001b18 <HAL_ADC_Init+0x340>)
 80019d6:	4013      	ands	r3, r2
 80019d8:	0019      	movs	r1, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	23c0      	movs	r3, #192	@ 0xc0
 80019ea:	061b      	lsls	r3, r3, #24
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d018      	beq.n	8001a22 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019f4:	2380      	movs	r3, #128	@ 0x80
 80019f6:	05db      	lsls	r3, r3, #23
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d012      	beq.n	8001a22 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	061b      	lsls	r3, r3, #24
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d00c      	beq.n	8001a22 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001a08:	4b44      	ldr	r3, [pc, #272]	@ (8001b1c <HAL_ADC_Init+0x344>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a44      	ldr	r2, [pc, #272]	@ (8001b20 <HAL_ADC_Init+0x348>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	0019      	movs	r1, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	23f0      	movs	r3, #240	@ 0xf0
 8001a18:	039b      	lsls	r3, r3, #14
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b1c <HAL_ADC_Init+0x344>)
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6818      	ldr	r0, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a2a:	001a      	movs	r2, r3
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	f7ff fcbc 	bl	80013aa <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3a:	493a      	ldr	r1, [pc, #232]	@ (8001b24 <HAL_ADC_Init+0x34c>)
 8001a3c:	001a      	movs	r2, r3
 8001a3e:	f7ff fcb4 	bl	80013aa <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d109      	bne.n	8001a5e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2110      	movs	r1, #16
 8001a56:	4249      	negs	r1, r1
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a5c:	e018      	b.n	8001a90 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691a      	ldr	r2, [r3, #16]
 8001a62:	2380      	movs	r3, #128	@ 0x80
 8001a64:	039b      	lsls	r3, r3, #14
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d112      	bne.n	8001a90 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	221c      	movs	r2, #28
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	4252      	negs	r2, r2
 8001a80:	409a      	lsls	r2, r3
 8001a82:	0011      	movs	r1, r2
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2100      	movs	r1, #0
 8001a96:	0018      	movs	r0, r3
 8001a98:	f7ff fca4 	bl	80013e4 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a9c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d10b      	bne.n	8001abe <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab0:	2203      	movs	r2, #3
 8001ab2:	4393      	bics	r3, r2
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001abc:	e01c      	b.n	8001af8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac2:	2212      	movs	r2, #18
 8001ac4:	4393      	bics	r3, r2
 8001ac6:	2210      	movs	r2, #16
 8001ac8:	431a      	orrs	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	431a      	orrs	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001ada:	231f      	movs	r3, #31
 8001adc:	18fb      	adds	r3, r7, r3
 8001ade:	2201      	movs	r2, #1
 8001ae0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001ae2:	e009      	b.n	8001af8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae8:	2210      	movs	r2, #16
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001af0:	231f      	movs	r3, #31
 8001af2:	18fb      	adds	r3, r7, r3
 8001af4:	2201      	movs	r2, #1
 8001af6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001af8:	231f      	movs	r3, #31
 8001afa:	18fb      	adds	r3, r7, r3
 8001afc:	781b      	ldrb	r3, [r3, #0]
}
 8001afe:	0018      	movs	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	b008      	add	sp, #32
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	20000004 	.word	0x20000004
 8001b0c:	00030d40 	.word	0x00030d40
 8001b10:	fffffefd 	.word	0xfffffefd
 8001b14:	ffde0201 	.word	0xffde0201
 8001b18:	1ffffc02 	.word	0x1ffffc02
 8001b1c:	40012708 	.word	0x40012708
 8001b20:	ffc3ffff 	.word	0xffc3ffff
 8001b24:	07ffff04 	.word	0x07ffff04

08001b28 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001b28:	b5b0      	push	{r4, r5, r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f7ff fdbd 	bl	80016b8 <LL_ADC_REG_IsConversionOngoing>
 8001b3e:	1e03      	subs	r3, r0, #0
 8001b40:	d16c      	bne.n	8001c1c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2254      	movs	r2, #84	@ 0x54
 8001b46:	5c9b      	ldrb	r3, [r3, r2]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d101      	bne.n	8001b50 <HAL_ADC_Start_DMA+0x28>
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	e06c      	b.n	8001c2a <HAL_ADC_Start_DMA+0x102>
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2254      	movs	r2, #84	@ 0x54
 8001b54:	2101      	movs	r1, #1
 8001b56:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	4013      	ands	r3, r2
 8001b62:	d113      	bne.n	8001b8c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7ff fd71 	bl	8001650 <LL_ADC_IsEnabled>
 8001b6e:	1e03      	subs	r3, r0, #0
 8001b70:	d004      	beq.n	8001b7c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	0018      	movs	r0, r3
 8001b78:	f7ff fd58 	bl	800162c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2101      	movs	r1, #1
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b8c:	2517      	movs	r5, #23
 8001b8e:	197c      	adds	r4, r7, r5
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	0018      	movs	r0, r3
 8001b94:	f000 fe10 	bl	80027b8 <ADC_Enable>
 8001b98:	0003      	movs	r3, r0
 8001b9a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b9c:	002c      	movs	r4, r5
 8001b9e:	193b      	adds	r3, r7, r4
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d13e      	bne.n	8001c24 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001baa:	4a22      	ldr	r2, [pc, #136]	@ (8001c34 <HAL_ADC_Start_DMA+0x10c>)
 8001bac:	4013      	ands	r3, r2
 8001bae:	2280      	movs	r2, #128	@ 0x80
 8001bb0:	0052      	lsls	r2, r2, #1
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bc2:	4a1d      	ldr	r2, [pc, #116]	@ (8001c38 <HAL_ADC_Start_DMA+0x110>)
 8001bc4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bca:	4a1c      	ldr	r2, [pc, #112]	@ (8001c3c <HAL_ADC_Start_DMA+0x114>)
 8001bcc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8001c40 <HAL_ADC_Start_DMA+0x118>)
 8001bd4:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	221c      	movs	r2, #28
 8001bdc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2254      	movs	r2, #84	@ 0x54
 8001be2:	2100      	movs	r1, #0
 8001be4:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	3340      	adds	r3, #64	@ 0x40
 8001c00:	0019      	movs	r1, r3
 8001c02:	68ba      	ldr	r2, [r7, #8]
 8001c04:	193c      	adds	r4, r7, r4
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f001 f8d0 	bl	8002dac <HAL_DMA_Start_IT>
 8001c0c:	0003      	movs	r3, r0
 8001c0e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7ff fd3d 	bl	8001694 <LL_ADC_REG_StartConversion>
 8001c1a:	e003      	b.n	8001c24 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c1c:	2317      	movs	r3, #23
 8001c1e:	18fb      	adds	r3, r7, r3
 8001c20:	2202      	movs	r2, #2
 8001c22:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001c24:	2317      	movs	r3, #23
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	781b      	ldrb	r3, [r3, #0]
}
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b006      	add	sp, #24
 8001c30:	bdb0      	pop	{r4, r5, r7, pc}
 8001c32:	46c0      	nop			@ (mov r8, r8)
 8001c34:	fffff0fe 	.word	0xfffff0fe
 8001c38:	08002981 	.word	0x08002981
 8001c3c:	08002a49 	.word	0x08002a49
 8001c40:	08002a67 	.word	0x08002a67

08001c44 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	2202      	movs	r2, #2
 8001c64:	4013      	ands	r3, r2
 8001c66:	d017      	beq.n	8001c98 <HAL_ADC_IRQHandler+0x54>
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d013      	beq.n	8001c98 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c74:	2210      	movs	r2, #16
 8001c76:	4013      	ands	r3, r2
 8001c78:	d106      	bne.n	8001c88 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7e:	2280      	movs	r2, #128	@ 0x80
 8001c80:	0112      	lsls	r2, r2, #4
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f000 ff16 	bl	8002abc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2202      	movs	r2, #2
 8001c96:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d003      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0x64>
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2204      	movs	r2, #4
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d107      	bne.n	8001cb8 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	2208      	movs	r2, #8
 8001cac:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001cae:	d04d      	beq.n	8001d4c <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2208      	movs	r2, #8
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d049      	beq.n	8001d4c <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cbc:	2210      	movs	r2, #16
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d106      	bne.n	8001cd0 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc6:	2280      	movs	r2, #128	@ 0x80
 8001cc8:	0092      	lsls	r2, r2, #2
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f7ff fb9c 	bl	8001412 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001cda:	1e03      	subs	r3, r0, #0
 8001cdc:	d02e      	beq.n	8001d3c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7e9b      	ldrb	r3, [r3, #26]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d12a      	bne.n	8001d3c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2208      	movs	r2, #8
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b08      	cmp	r3, #8
 8001cf2:	d123      	bne.n	8001d3c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	f7ff fcdd 	bl	80016b8 <LL_ADC_REG_IsConversionOngoing>
 8001cfe:	1e03      	subs	r3, r0, #0
 8001d00:	d110      	bne.n	8001d24 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	210c      	movs	r1, #12
 8001d0e:	438a      	bics	r2, r1
 8001d10:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	4a56      	ldr	r2, [pc, #344]	@ (8001e70 <HAL_ADC_IRQHandler+0x22c>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d22:	e00b      	b.n	8001d3c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d28:	2220      	movs	r2, #32
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d34:	2201      	movs	r2, #1
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 f898 	bl	8001e74 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	220c      	movs	r2, #12
 8001d4a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	2280      	movs	r2, #128	@ 0x80
 8001d50:	4013      	ands	r3, r2
 8001d52:	d012      	beq.n	8001d7a <HAL_ADC_IRQHandler+0x136>
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2280      	movs	r2, #128	@ 0x80
 8001d58:	4013      	ands	r3, r2
 8001d5a:	d00e      	beq.n	8001d7a <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d60:	2280      	movs	r2, #128	@ 0x80
 8001d62:	0252      	lsls	r2, r2, #9
 8001d64:	431a      	orrs	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f000 f891 	bl	8001e94 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2280      	movs	r2, #128	@ 0x80
 8001d78:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	2380      	movs	r3, #128	@ 0x80
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4013      	ands	r3, r2
 8001d82:	d014      	beq.n	8001dae <HAL_ADC_IRQHandler+0x16a>
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	2380      	movs	r3, #128	@ 0x80
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d00f      	beq.n	8001dae <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d92:	2280      	movs	r2, #128	@ 0x80
 8001d94:	0292      	lsls	r2, r2, #10
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f000 fe7c 	bl	8002a9c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2280      	movs	r2, #128	@ 0x80
 8001daa:	0052      	lsls	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	2380      	movs	r3, #128	@ 0x80
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4013      	ands	r3, r2
 8001db6:	d014      	beq.n	8001de2 <HAL_ADC_IRQHandler+0x19e>
 8001db8:	68fa      	ldr	r2, [r7, #12]
 8001dba:	2380      	movs	r3, #128	@ 0x80
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d00f      	beq.n	8001de2 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc6:	2280      	movs	r2, #128	@ 0x80
 8001dc8:	02d2      	lsls	r2, r2, #11
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f000 fe6a 	bl	8002aac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2280      	movs	r2, #128	@ 0x80
 8001dde:	0092      	lsls	r2, r2, #2
 8001de0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	2210      	movs	r2, #16
 8001de6:	4013      	ands	r3, r2
 8001de8:	d02b      	beq.n	8001e42 <HAL_ADC_IRQHandler+0x1fe>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2210      	movs	r2, #16
 8001dee:	4013      	ands	r3, r2
 8001df0:	d027      	beq.n	8001e42 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d102      	bne.n	8001e00 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	617b      	str	r3, [r7, #20]
 8001dfe:	e008      	b.n	8001e12 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7ff fb58 	bl	80014ba <LL_ADC_REG_GetDMATransfer>
 8001e0a:	1e03      	subs	r3, r0, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d110      	bne.n	8001e3a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1c:	2280      	movs	r2, #128	@ 0x80
 8001e1e:	00d2      	lsls	r2, r2, #3
 8001e20:	431a      	orrs	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	0018      	movs	r0, r3
 8001e36:	f000 f835 	bl	8001ea4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2210      	movs	r2, #16
 8001e40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	2380      	movs	r3, #128	@ 0x80
 8001e46:	019b      	lsls	r3, r3, #6
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d00d      	beq.n	8001e68 <HAL_ADC_IRQHandler+0x224>
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	2380      	movs	r3, #128	@ 0x80
 8001e50:	019b      	lsls	r3, r3, #6
 8001e52:	4013      	ands	r3, r2
 8001e54:	d008      	beq.n	8001e68 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f000 fe37 	bl	8002acc <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2280      	movs	r2, #128	@ 0x80
 8001e64:	0192      	lsls	r2, r2, #6
 8001e66:	601a      	str	r2, [r3, #0]
  }
}
 8001e68:	46c0      	nop			@ (mov r8, r8)
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b006      	add	sp, #24
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	fffffefe 	.word	0xfffffefe

08001e74 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e7c:	46c0      	nop			@ (mov r8, r8)
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	b002      	add	sp, #8
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e8c:	46c0      	nop			@ (mov r8, r8)
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b002      	add	sp, #8
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e9c:	46c0      	nop			@ (mov r8, r8)
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	b002      	add	sp, #8
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001eac:	46c0      	nop			@ (mov r8, r8)
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	b002      	add	sp, #8
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ebe:	2317      	movs	r3, #23
 8001ec0:	18fb      	adds	r3, r7, r3
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2254      	movs	r2, #84	@ 0x54
 8001ece:	5c9b      	ldrb	r3, [r3, r2]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_ADC_ConfigChannel+0x24>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e1c0      	b.n	800225a <HAL_ADC_ConfigChannel+0x3a6>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2254      	movs	r2, #84	@ 0x54
 8001edc:	2101      	movs	r1, #1
 8001ede:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7ff fbe7 	bl	80016b8 <LL_ADC_REG_IsConversionOngoing>
 8001eea:	1e03      	subs	r3, r0, #0
 8001eec:	d000      	beq.n	8001ef0 <HAL_ADC_ConfigChannel+0x3c>
 8001eee:	e1a3      	b.n	8002238 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d100      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x46>
 8001ef8:	e143      	b.n	8002182 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	2380      	movs	r3, #128	@ 0x80
 8001f00:	061b      	lsls	r3, r3, #24
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d004      	beq.n	8001f10 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f0a:	4ac1      	ldr	r2, [pc, #772]	@ (8002210 <HAL_ADC_ConfigChannel+0x35c>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d108      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	0019      	movs	r1, r3
 8001f1a:	0010      	movs	r0, r2
 8001f1c:	f7ff faaa 	bl	8001474 <LL_ADC_REG_SetSequencerChAdd>
 8001f20:	e0c9      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	211f      	movs	r1, #31
 8001f2c:	400b      	ands	r3, r1
 8001f2e:	210f      	movs	r1, #15
 8001f30:	4099      	lsls	r1, r3
 8001f32:	000b      	movs	r3, r1
 8001f34:	43db      	mvns	r3, r3
 8001f36:	4013      	ands	r3, r2
 8001f38:	0019      	movs	r1, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	035b      	lsls	r3, r3, #13
 8001f40:	0b5b      	lsrs	r3, r3, #13
 8001f42:	d105      	bne.n	8001f50 <HAL_ADC_ConfigChannel+0x9c>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	0e9b      	lsrs	r3, r3, #26
 8001f4a:	221f      	movs	r2, #31
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	e098      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2201      	movs	r2, #1
 8001f56:	4013      	ands	r3, r2
 8001f58:	d000      	beq.n	8001f5c <HAL_ADC_ConfigChannel+0xa8>
 8001f5a:	e091      	b.n	8002080 <HAL_ADC_ConfigChannel+0x1cc>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2202      	movs	r2, #2
 8001f62:	4013      	ands	r3, r2
 8001f64:	d000      	beq.n	8001f68 <HAL_ADC_ConfigChannel+0xb4>
 8001f66:	e089      	b.n	800207c <HAL_ADC_ConfigChannel+0x1c8>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d000      	beq.n	8001f74 <HAL_ADC_ConfigChannel+0xc0>
 8001f72:	e081      	b.n	8002078 <HAL_ADC_ConfigChannel+0x1c4>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2208      	movs	r2, #8
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d000      	beq.n	8001f80 <HAL_ADC_ConfigChannel+0xcc>
 8001f7e:	e079      	b.n	8002074 <HAL_ADC_ConfigChannel+0x1c0>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2210      	movs	r2, #16
 8001f86:	4013      	ands	r3, r2
 8001f88:	d000      	beq.n	8001f8c <HAL_ADC_ConfigChannel+0xd8>
 8001f8a:	e071      	b.n	8002070 <HAL_ADC_ConfigChannel+0x1bc>
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2220      	movs	r2, #32
 8001f92:	4013      	ands	r3, r2
 8001f94:	d000      	beq.n	8001f98 <HAL_ADC_ConfigChannel+0xe4>
 8001f96:	e069      	b.n	800206c <HAL_ADC_ConfigChannel+0x1b8>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2240      	movs	r2, #64	@ 0x40
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d000      	beq.n	8001fa4 <HAL_ADC_ConfigChannel+0xf0>
 8001fa2:	e061      	b.n	8002068 <HAL_ADC_ConfigChannel+0x1b4>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2280      	movs	r2, #128	@ 0x80
 8001faa:	4013      	ands	r3, r2
 8001fac:	d000      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0xfc>
 8001fae:	e059      	b.n	8002064 <HAL_ADC_ConfigChannel+0x1b0>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	2380      	movs	r3, #128	@ 0x80
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d151      	bne.n	8002060 <HAL_ADC_ConfigChannel+0x1ac>
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	2380      	movs	r3, #128	@ 0x80
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d149      	bne.n	800205c <HAL_ADC_ConfigChannel+0x1a8>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d141      	bne.n	8002058 <HAL_ADC_ConfigChannel+0x1a4>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	2380      	movs	r3, #128	@ 0x80
 8001fda:	011b      	lsls	r3, r3, #4
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d139      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1a0>
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	2380      	movs	r3, #128	@ 0x80
 8001fe6:	015b      	lsls	r3, r3, #5
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d131      	bne.n	8002050 <HAL_ADC_ConfigChannel+0x19c>
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	019b      	lsls	r3, r3, #6
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d129      	bne.n	800204c <HAL_ADC_ConfigChannel+0x198>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	2380      	movs	r3, #128	@ 0x80
 8001ffe:	01db      	lsls	r3, r3, #7
 8002000:	4013      	ands	r3, r2
 8002002:	d121      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x194>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	2380      	movs	r3, #128	@ 0x80
 800200a:	021b      	lsls	r3, r3, #8
 800200c:	4013      	ands	r3, r2
 800200e:	d119      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x190>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	025b      	lsls	r3, r3, #9
 8002018:	4013      	ands	r3, r2
 800201a:	d111      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x18c>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	2380      	movs	r3, #128	@ 0x80
 8002022:	029b      	lsls	r3, r3, #10
 8002024:	4013      	ands	r3, r2
 8002026:	d109      	bne.n	800203c <HAL_ADC_ConfigChannel+0x188>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	2380      	movs	r3, #128	@ 0x80
 800202e:	02db      	lsls	r3, r3, #11
 8002030:	4013      	ands	r3, r2
 8002032:	d001      	beq.n	8002038 <HAL_ADC_ConfigChannel+0x184>
 8002034:	2312      	movs	r3, #18
 8002036:	e024      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002038:	2300      	movs	r3, #0
 800203a:	e022      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 800203c:	2311      	movs	r3, #17
 800203e:	e020      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002040:	2310      	movs	r3, #16
 8002042:	e01e      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002044:	230f      	movs	r3, #15
 8002046:	e01c      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002048:	230e      	movs	r3, #14
 800204a:	e01a      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 800204c:	230d      	movs	r3, #13
 800204e:	e018      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002050:	230c      	movs	r3, #12
 8002052:	e016      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002054:	230b      	movs	r3, #11
 8002056:	e014      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002058:	230a      	movs	r3, #10
 800205a:	e012      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 800205c:	2309      	movs	r3, #9
 800205e:	e010      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002060:	2308      	movs	r3, #8
 8002062:	e00e      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002064:	2307      	movs	r3, #7
 8002066:	e00c      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002068:	2306      	movs	r3, #6
 800206a:	e00a      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 800206c:	2305      	movs	r3, #5
 800206e:	e008      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002070:	2304      	movs	r3, #4
 8002072:	e006      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002074:	2303      	movs	r3, #3
 8002076:	e004      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002078:	2302      	movs	r3, #2
 800207a:	e002      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1ce>
 8002080:	2300      	movs	r3, #0
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	6852      	ldr	r2, [r2, #4]
 8002086:	201f      	movs	r0, #31
 8002088:	4002      	ands	r2, r0
 800208a:	4093      	lsls	r3, r2
 800208c:	000a      	movs	r2, r1
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	1c5a      	adds	r2, r3, #1
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d808      	bhi.n	80020b6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6818      	ldr	r0, [r3, #0]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	001a      	movs	r2, r3
 80020b2:	f7ff f9bf 	bl	8001434 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6818      	ldr	r0, [r3, #0]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	6819      	ldr	r1, [r3, #0]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	001a      	movs	r2, r3
 80020c4:	f7ff fa06 	bl	80014d4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	db00      	blt.n	80020d2 <HAL_ADC_ConfigChannel+0x21e>
 80020d0:	e0bc      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020d2:	4b50      	ldr	r3, [pc, #320]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7ff f95b 	bl	8001390 <LL_ADC_GetCommonPathInternalCh>
 80020da:	0003      	movs	r3, r0
 80020dc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a4d      	ldr	r2, [pc, #308]	@ (8002218 <HAL_ADC_ConfigChannel+0x364>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d122      	bne.n	800212e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	2380      	movs	r3, #128	@ 0x80
 80020ec:	041b      	lsls	r3, r3, #16
 80020ee:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80020f0:	d11d      	bne.n	800212e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	2280      	movs	r2, #128	@ 0x80
 80020f6:	0412      	lsls	r2, r2, #16
 80020f8:	4313      	orrs	r3, r2
 80020fa:	4a46      	ldr	r2, [pc, #280]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 80020fc:	0019      	movs	r1, r3
 80020fe:	0010      	movs	r0, r2
 8002100:	f7ff f932 	bl	8001368 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002104:	4b45      	ldr	r3, [pc, #276]	@ (800221c <HAL_ADC_ConfigChannel+0x368>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4945      	ldr	r1, [pc, #276]	@ (8002220 <HAL_ADC_ConfigChannel+0x36c>)
 800210a:	0018      	movs	r0, r3
 800210c:	f7fd fff8 	bl	8000100 <__udivsi3>
 8002110:	0003      	movs	r3, r0
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	0013      	movs	r3, r2
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	189b      	adds	r3, r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800211e:	e002      	b.n	8002126 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	3b01      	subs	r3, #1
 8002124:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f9      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800212c:	e08e      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a3c      	ldr	r2, [pc, #240]	@ (8002224 <HAL_ADC_ConfigChannel+0x370>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d10e      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	045b      	lsls	r3, r3, #17
 800213e:	4013      	ands	r3, r2
 8002140:	d109      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2280      	movs	r2, #128	@ 0x80
 8002146:	0452      	lsls	r2, r2, #17
 8002148:	4313      	orrs	r3, r2
 800214a:	4a32      	ldr	r2, [pc, #200]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 800214c:	0019      	movs	r1, r3
 800214e:	0010      	movs	r0, r2
 8002150:	f7ff f90a 	bl	8001368 <LL_ADC_SetCommonPathInternalCh>
 8002154:	e07a      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a33      	ldr	r2, [pc, #204]	@ (8002228 <HAL_ADC_ConfigChannel+0x374>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d000      	beq.n	8002162 <HAL_ADC_ConfigChannel+0x2ae>
 8002160:	e074      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	2380      	movs	r3, #128	@ 0x80
 8002166:	03db      	lsls	r3, r3, #15
 8002168:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800216a:	d000      	beq.n	800216e <HAL_ADC_ConfigChannel+0x2ba>
 800216c:	e06e      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	2280      	movs	r2, #128	@ 0x80
 8002172:	03d2      	lsls	r2, r2, #15
 8002174:	4313      	orrs	r3, r2
 8002176:	4a27      	ldr	r2, [pc, #156]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 8002178:	0019      	movs	r1, r3
 800217a:	0010      	movs	r0, r2
 800217c:	f7ff f8f4 	bl	8001368 <LL_ADC_SetCommonPathInternalCh>
 8002180:	e064      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	691a      	ldr	r2, [r3, #16]
 8002186:	2380      	movs	r3, #128	@ 0x80
 8002188:	061b      	lsls	r3, r3, #24
 800218a:	429a      	cmp	r2, r3
 800218c:	d004      	beq.n	8002198 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002192:	4a1f      	ldr	r2, [pc, #124]	@ (8002210 <HAL_ADC_ConfigChannel+0x35c>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d107      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	0019      	movs	r1, r3
 80021a2:	0010      	movs	r0, r2
 80021a4:	f7ff f977 	bl	8001496 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	da4d      	bge.n	800224c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021b0:	4b18      	ldr	r3, [pc, #96]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 80021b2:	0018      	movs	r0, r3
 80021b4:	f7ff f8ec 	bl	8001390 <LL_ADC_GetCommonPathInternalCh>
 80021b8:	0003      	movs	r3, r0
 80021ba:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a15      	ldr	r2, [pc, #84]	@ (8002218 <HAL_ADC_ConfigChannel+0x364>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d108      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	4a18      	ldr	r2, [pc, #96]	@ (800222c <HAL_ADC_ConfigChannel+0x378>)
 80021ca:	4013      	ands	r3, r2
 80021cc:	4a11      	ldr	r2, [pc, #68]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 80021ce:	0019      	movs	r1, r3
 80021d0:	0010      	movs	r0, r2
 80021d2:	f7ff f8c9 	bl	8001368 <LL_ADC_SetCommonPathInternalCh>
 80021d6:	e039      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a11      	ldr	r2, [pc, #68]	@ (8002224 <HAL_ADC_ConfigChannel+0x370>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d108      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4a12      	ldr	r2, [pc, #72]	@ (8002230 <HAL_ADC_ConfigChannel+0x37c>)
 80021e6:	4013      	ands	r3, r2
 80021e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 80021ea:	0019      	movs	r1, r3
 80021ec:	0010      	movs	r0, r2
 80021ee:	f7ff f8bb 	bl	8001368 <LL_ADC_SetCommonPathInternalCh>
 80021f2:	e02b      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002228 <HAL_ADC_ConfigChannel+0x374>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d126      	bne.n	800224c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	4a0c      	ldr	r2, [pc, #48]	@ (8002234 <HAL_ADC_ConfigChannel+0x380>)
 8002202:	4013      	ands	r3, r2
 8002204:	4a03      	ldr	r2, [pc, #12]	@ (8002214 <HAL_ADC_ConfigChannel+0x360>)
 8002206:	0019      	movs	r1, r3
 8002208:	0010      	movs	r0, r2
 800220a:	f7ff f8ad 	bl	8001368 <LL_ADC_SetCommonPathInternalCh>
 800220e:	e01d      	b.n	800224c <HAL_ADC_ConfigChannel+0x398>
 8002210:	80000004 	.word	0x80000004
 8002214:	40012708 	.word	0x40012708
 8002218:	b0001000 	.word	0xb0001000
 800221c:	20000004 	.word	0x20000004
 8002220:	00030d40 	.word	0x00030d40
 8002224:	b8004000 	.word	0xb8004000
 8002228:	b4002000 	.word	0xb4002000
 800222c:	ff7fffff 	.word	0xff7fffff
 8002230:	feffffff 	.word	0xfeffffff
 8002234:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	2220      	movs	r2, #32
 800223e:	431a      	orrs	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002244:	2317      	movs	r3, #23
 8002246:	18fb      	adds	r3, r7, r3
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2254      	movs	r2, #84	@ 0x54
 8002250:	2100      	movs	r1, #0
 8002252:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002254:	2317      	movs	r3, #23
 8002256:	18fb      	adds	r3, r7, r3
 8002258:	781b      	ldrb	r3, [r3, #0]
}
 800225a:	0018      	movs	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	b006      	add	sp, #24
 8002260:	bd80      	pop	{r7, pc}
 8002262:	46c0      	nop			@ (mov r8, r8)

08002264 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8002264:	b590      	push	{r4, r7, lr}
 8002266:	b087      	sub	sp, #28
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800226e:	2317      	movs	r3, #23
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	2200      	movs	r2, #0
 8002274:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2254      	movs	r2, #84	@ 0x54
 800227e:	5c9b      	ldrb	r3, [r3, r2]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d101      	bne.n	8002288 <HAL_ADC_AnalogWDGConfig+0x24>
 8002284:	2302      	movs	r3, #2
 8002286:	e289      	b.n	800279c <HAL_ADC_AnalogWDGConfig+0x538>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2254      	movs	r2, #84	@ 0x54
 800228c:	2101      	movs	r1, #1
 800228e:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	0018      	movs	r0, r3
 8002296:	f7ff fa0f 	bl	80016b8 <LL_ADC_REG_IsConversionOngoing>
 800229a:	1e03      	subs	r3, r0, #0
 800229c:	d000      	beq.n	80022a0 <HAL_ADC_AnalogWDGConfig+0x3c>
 800229e:	e24a      	b.n	8002736 <HAL_ADC_AnalogWDGConfig+0x4d2>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4aa3      	ldr	r2, [pc, #652]	@ (8002534 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d162      	bne.n	8002370 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7ff f9ce 	bl	8001650 <LL_ADC_IsEnabled>
 80022b4:	1e03      	subs	r3, r0, #0
 80022b6:	d009      	beq.n	80022cc <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 80022b8:	2301      	movs	r3, #1
 80022ba:	60bb      	str	r3, [r7, #8]
        tmp_hal_status = ADC_Disable(hadc);
 80022bc:	2317      	movs	r3, #23
 80022be:	18fc      	adds	r4, r7, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	0018      	movs	r0, r3
 80022c4:	f000 fafe 	bl	80028c4 <ADC_Disable>
 80022c8:	0003      	movs	r3, r0
 80022ca:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2280      	movs	r2, #128	@ 0x80
 80022d2:	0412      	lsls	r2, r2, #16
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d011      	beq.n	80022fc <HAL_ADC_AnalogWDGConfig+0x98>
 80022d8:	22c0      	movs	r2, #192	@ 0xc0
 80022da:	0412      	lsls	r2, r2, #16
 80022dc:	4293      	cmp	r3, r2
 80022de:	d115      	bne.n	800230c <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	4a93      	ldr	r2, [pc, #588]	@ (8002538 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 80022ea:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80022ec:	22c0      	movs	r2, #192	@ 0xc0
 80022ee:	0412      	lsls	r2, r2, #16
 80022f0:	4313      	orrs	r3, r2
 80022f2:	4990      	ldr	r1, [pc, #576]	@ (8002534 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80022f4:	001a      	movs	r2, r3
 80022f6:	f7ff f909 	bl	800150c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 80022fa:	e00f      	b.n	800231c <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a8e      	ldr	r2, [pc, #568]	@ (800253c <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8002302:	498c      	ldr	r1, [pc, #560]	@ (8002534 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff f901 	bl	800150c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800230a:	e007      	b.n	800231c <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4988      	ldr	r1, [pc, #544]	@ (8002534 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002312:	2200      	movs	r2, #0
 8002314:	0018      	movs	r0, r3
 8002316:	f7ff f8f9 	bl	800150c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800231a:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d10b      	bne.n	800233a <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 8002322:	2217      	movs	r2, #23
 8002324:	18bb      	adds	r3, r7, r2
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d106      	bne.n	800233a <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800232c:	18bc      	adds	r4, r7, r2
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	0018      	movs	r0, r3
 8002332:	f000 fa41 	bl	80027b8 <ADC_Enable>
 8002336:	0003      	movs	r3, r0
 8002338:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233e:	4a80      	ldr	r2, [pc, #512]	@ (8002540 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 8002340:	401a      	ands	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	0018      	movs	r0, r3
 800234c:	f7ff f9c5 	bl	80016da <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	7b1b      	ldrb	r3, [r3, #12]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d105      	bne.n	8002364 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	0018      	movs	r0, r3
 800235e:	f7ff f9df 	bl	8001720 <LL_ADC_EnableIT_AWD1>
 8002362:	e1e8      	b.n	8002736 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	0018      	movs	r0, r3
 800236a:	f7ff fa05 	bl	8001778 <LL_ADC_DisableIT_AWD1>
 800236e:	e1e2      	b.n	8002736 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2280      	movs	r2, #128	@ 0x80
 8002376:	0412      	lsls	r2, r2, #16
 8002378:	4293      	cmp	r3, r2
 800237a:	d100      	bne.n	800237e <HAL_ADC_AnalogWDGConfig+0x11a>
 800237c:	e18f      	b.n	800269e <HAL_ADC_AnalogWDGConfig+0x43a>
 800237e:	22c0      	movs	r2, #192	@ 0xc0
 8002380:	0412      	lsls	r2, r2, #16
 8002382:	4293      	cmp	r3, r2
 8002384:	d000      	beq.n	8002388 <HAL_ADC_AnalogWDGConfig+0x124>
 8002386:	e193      	b.n	80026b0 <HAL_ADC_AnalogWDGConfig+0x44c>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a6d      	ldr	r2, [pc, #436]	@ (8002544 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d000      	beq.n	8002394 <HAL_ADC_AnalogWDGConfig+0x130>
 8002392:	e0bc      	b.n	800250e <HAL_ADC_AnalogWDGConfig+0x2aa>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	22a0      	movs	r2, #160	@ 0xa0
 800239a:	5899      	ldr	r1, [r3, r2]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	035b      	lsls	r3, r3, #13
 80023a2:	0b5b      	lsrs	r3, r3, #13
 80023a4:	d108      	bne.n	80023b8 <HAL_ADC_AnalogWDGConfig+0x154>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	0e9b      	lsrs	r3, r3, #26
 80023ac:	221f      	movs	r2, #31
 80023ae:	4013      	ands	r3, r2
 80023b0:	2201      	movs	r2, #1
 80023b2:	409a      	lsls	r2, r3
 80023b4:	0013      	movs	r3, r2
 80023b6:	e0a4      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2201      	movs	r2, #1
 80023be:	4013      	ands	r3, r2
 80023c0:	d000      	beq.n	80023c4 <HAL_ADC_AnalogWDGConfig+0x160>
 80023c2:	e09d      	b.n	8002500 <HAL_ADC_AnalogWDGConfig+0x29c>
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2202      	movs	r2, #2
 80023ca:	4013      	ands	r3, r2
 80023cc:	d000      	beq.n	80023d0 <HAL_ADC_AnalogWDGConfig+0x16c>
 80023ce:	e095      	b.n	80024fc <HAL_ADC_AnalogWDGConfig+0x298>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2204      	movs	r2, #4
 80023d6:	4013      	ands	r3, r2
 80023d8:	d000      	beq.n	80023dc <HAL_ADC_AnalogWDGConfig+0x178>
 80023da:	e08d      	b.n	80024f8 <HAL_ADC_AnalogWDGConfig+0x294>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2208      	movs	r2, #8
 80023e2:	4013      	ands	r3, r2
 80023e4:	d000      	beq.n	80023e8 <HAL_ADC_AnalogWDGConfig+0x184>
 80023e6:	e085      	b.n	80024f4 <HAL_ADC_AnalogWDGConfig+0x290>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4013      	ands	r3, r2
 80023f0:	d000      	beq.n	80023f4 <HAL_ADC_AnalogWDGConfig+0x190>
 80023f2:	e07d      	b.n	80024f0 <HAL_ADC_AnalogWDGConfig+0x28c>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2220      	movs	r2, #32
 80023fa:	4013      	ands	r3, r2
 80023fc:	d000      	beq.n	8002400 <HAL_ADC_AnalogWDGConfig+0x19c>
 80023fe:	e075      	b.n	80024ec <HAL_ADC_AnalogWDGConfig+0x288>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2240      	movs	r2, #64	@ 0x40
 8002406:	4013      	ands	r3, r2
 8002408:	d000      	beq.n	800240c <HAL_ADC_AnalogWDGConfig+0x1a8>
 800240a:	e06d      	b.n	80024e8 <HAL_ADC_AnalogWDGConfig+0x284>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2280      	movs	r2, #128	@ 0x80
 8002412:	4013      	ands	r3, r2
 8002414:	d000      	beq.n	8002418 <HAL_ADC_AnalogWDGConfig+0x1b4>
 8002416:	e065      	b.n	80024e4 <HAL_ADC_AnalogWDGConfig+0x280>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4013      	ands	r3, r2
 8002422:	d000      	beq.n	8002426 <HAL_ADC_AnalogWDGConfig+0x1c2>
 8002424:	e05b      	b.n	80024de <HAL_ADC_AnalogWDGConfig+0x27a>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	2380      	movs	r3, #128	@ 0x80
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4013      	ands	r3, r2
 8002430:	d152      	bne.n	80024d8 <HAL_ADC_AnalogWDGConfig+0x274>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	2380      	movs	r3, #128	@ 0x80
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4013      	ands	r3, r2
 800243c:	d149      	bne.n	80024d2 <HAL_ADC_AnalogWDGConfig+0x26e>
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	2380      	movs	r3, #128	@ 0x80
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	4013      	ands	r3, r2
 8002448:	d140      	bne.n	80024cc <HAL_ADC_AnalogWDGConfig+0x268>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	015b      	lsls	r3, r3, #5
 8002452:	4013      	ands	r3, r2
 8002454:	d137      	bne.n	80024c6 <HAL_ADC_AnalogWDGConfig+0x262>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	689a      	ldr	r2, [r3, #8]
 800245a:	2380      	movs	r3, #128	@ 0x80
 800245c:	019b      	lsls	r3, r3, #6
 800245e:	4013      	ands	r3, r2
 8002460:	d12e      	bne.n	80024c0 <HAL_ADC_AnalogWDGConfig+0x25c>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	2380      	movs	r3, #128	@ 0x80
 8002468:	01db      	lsls	r3, r3, #7
 800246a:	4013      	ands	r3, r2
 800246c:	d125      	bne.n	80024ba <HAL_ADC_AnalogWDGConfig+0x256>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	2380      	movs	r3, #128	@ 0x80
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	4013      	ands	r3, r2
 8002478:	d11c      	bne.n	80024b4 <HAL_ADC_AnalogWDGConfig+0x250>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	025b      	lsls	r3, r3, #9
 8002482:	4013      	ands	r3, r2
 8002484:	d113      	bne.n	80024ae <HAL_ADC_AnalogWDGConfig+0x24a>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	2380      	movs	r3, #128	@ 0x80
 800248c:	029b      	lsls	r3, r3, #10
 800248e:	4013      	ands	r3, r2
 8002490:	d10a      	bne.n	80024a8 <HAL_ADC_AnalogWDGConfig+0x244>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	02db      	lsls	r3, r3, #11
 800249a:	4013      	ands	r3, r2
 800249c:	d002      	beq.n	80024a4 <HAL_ADC_AnalogWDGConfig+0x240>
 800249e:	2380      	movs	r3, #128	@ 0x80
 80024a0:	02db      	lsls	r3, r3, #11
 80024a2:	e02e      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e02c      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024a8:	2380      	movs	r3, #128	@ 0x80
 80024aa:	029b      	lsls	r3, r3, #10
 80024ac:	e029      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024ae:	2380      	movs	r3, #128	@ 0x80
 80024b0:	025b      	lsls	r3, r3, #9
 80024b2:	e026      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024b4:	2380      	movs	r3, #128	@ 0x80
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	e023      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024ba:	2380      	movs	r3, #128	@ 0x80
 80024bc:	01db      	lsls	r3, r3, #7
 80024be:	e020      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024c0:	2380      	movs	r3, #128	@ 0x80
 80024c2:	019b      	lsls	r3, r3, #6
 80024c4:	e01d      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024c6:	2380      	movs	r3, #128	@ 0x80
 80024c8:	015b      	lsls	r3, r3, #5
 80024ca:	e01a      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024cc:	2380      	movs	r3, #128	@ 0x80
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	e017      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024d2:	2380      	movs	r3, #128	@ 0x80
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	e014      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024d8:	2380      	movs	r3, #128	@ 0x80
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	e011      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024de:	2380      	movs	r3, #128	@ 0x80
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	e00e      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024e4:	2380      	movs	r3, #128	@ 0x80
 80024e6:	e00c      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024e8:	2340      	movs	r3, #64	@ 0x40
 80024ea:	e00a      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024ec:	2320      	movs	r3, #32
 80024ee:	e008      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024f0:	2310      	movs	r3, #16
 80024f2:	e006      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024f4:	2308      	movs	r3, #8
 80024f6:	e004      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024f8:	2304      	movs	r3, #4
 80024fa:	e002      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 80024fc:	2302      	movs	r3, #2
 80024fe:	e000      	b.n	8002502 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002500:	2301      	movs	r3, #1
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	430b      	orrs	r3, r1
 8002508:	21a0      	movs	r1, #160	@ 0xa0
 800250a:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800250c:	e0d9      	b.n	80026c2 <HAL_ADC_AnalogWDGConfig+0x45e>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	22a4      	movs	r2, #164	@ 0xa4
 8002514:	5899      	ldr	r1, [r3, r2]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	035b      	lsls	r3, r3, #13
 800251c:	0b5b      	lsrs	r3, r3, #13
 800251e:	d113      	bne.n	8002548 <HAL_ADC_AnalogWDGConfig+0x2e4>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	0e9b      	lsrs	r3, r3, #26
 8002526:	221f      	movs	r2, #31
 8002528:	4013      	ands	r3, r2
 800252a:	2201      	movs	r2, #1
 800252c:	409a      	lsls	r2, r3
 800252e:	0013      	movs	r3, r2
 8002530:	e0af      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002532:	46c0      	nop			@ (mov r8, r8)
 8002534:	7cc00000 	.word	0x7cc00000
 8002538:	fc07ffff 	.word	0xfc07ffff
 800253c:	0087ffff 	.word	0x0087ffff
 8002540:	fffeffff 	.word	0xfffeffff
 8002544:	0017ffff 	.word	0x0017ffff
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	2201      	movs	r2, #1
 800254e:	4013      	ands	r3, r2
 8002550:	d000      	beq.n	8002554 <HAL_ADC_AnalogWDGConfig+0x2f0>
 8002552:	e09d      	b.n	8002690 <HAL_ADC_AnalogWDGConfig+0x42c>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	2202      	movs	r2, #2
 800255a:	4013      	ands	r3, r2
 800255c:	d000      	beq.n	8002560 <HAL_ADC_AnalogWDGConfig+0x2fc>
 800255e:	e095      	b.n	800268c <HAL_ADC_AnalogWDGConfig+0x428>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2204      	movs	r2, #4
 8002566:	4013      	ands	r3, r2
 8002568:	d000      	beq.n	800256c <HAL_ADC_AnalogWDGConfig+0x308>
 800256a:	e08d      	b.n	8002688 <HAL_ADC_AnalogWDGConfig+0x424>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	2208      	movs	r2, #8
 8002572:	4013      	ands	r3, r2
 8002574:	d000      	beq.n	8002578 <HAL_ADC_AnalogWDGConfig+0x314>
 8002576:	e085      	b.n	8002684 <HAL_ADC_AnalogWDGConfig+0x420>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	2210      	movs	r2, #16
 800257e:	4013      	ands	r3, r2
 8002580:	d000      	beq.n	8002584 <HAL_ADC_AnalogWDGConfig+0x320>
 8002582:	e07d      	b.n	8002680 <HAL_ADC_AnalogWDGConfig+0x41c>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	2220      	movs	r2, #32
 800258a:	4013      	ands	r3, r2
 800258c:	d000      	beq.n	8002590 <HAL_ADC_AnalogWDGConfig+0x32c>
 800258e:	e075      	b.n	800267c <HAL_ADC_AnalogWDGConfig+0x418>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2240      	movs	r2, #64	@ 0x40
 8002596:	4013      	ands	r3, r2
 8002598:	d000      	beq.n	800259c <HAL_ADC_AnalogWDGConfig+0x338>
 800259a:	e06d      	b.n	8002678 <HAL_ADC_AnalogWDGConfig+0x414>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2280      	movs	r2, #128	@ 0x80
 80025a2:	4013      	ands	r3, r2
 80025a4:	d000      	beq.n	80025a8 <HAL_ADC_AnalogWDGConfig+0x344>
 80025a6:	e065      	b.n	8002674 <HAL_ADC_AnalogWDGConfig+0x410>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	2380      	movs	r3, #128	@ 0x80
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	4013      	ands	r3, r2
 80025b2:	d000      	beq.n	80025b6 <HAL_ADC_AnalogWDGConfig+0x352>
 80025b4:	e05b      	b.n	800266e <HAL_ADC_AnalogWDGConfig+0x40a>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4013      	ands	r3, r2
 80025c0:	d152      	bne.n	8002668 <HAL_ADC_AnalogWDGConfig+0x404>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	2380      	movs	r3, #128	@ 0x80
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	4013      	ands	r3, r2
 80025cc:	d149      	bne.n	8002662 <HAL_ADC_AnalogWDGConfig+0x3fe>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	2380      	movs	r3, #128	@ 0x80
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	4013      	ands	r3, r2
 80025d8:	d140      	bne.n	800265c <HAL_ADC_AnalogWDGConfig+0x3f8>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	2380      	movs	r3, #128	@ 0x80
 80025e0:	015b      	lsls	r3, r3, #5
 80025e2:	4013      	ands	r3, r2
 80025e4:	d137      	bne.n	8002656 <HAL_ADC_AnalogWDGConfig+0x3f2>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	2380      	movs	r3, #128	@ 0x80
 80025ec:	019b      	lsls	r3, r3, #6
 80025ee:	4013      	ands	r3, r2
 80025f0:	d12e      	bne.n	8002650 <HAL_ADC_AnalogWDGConfig+0x3ec>
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	01db      	lsls	r3, r3, #7
 80025fa:	4013      	ands	r3, r2
 80025fc:	d125      	bne.n	800264a <HAL_ADC_AnalogWDGConfig+0x3e6>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	021b      	lsls	r3, r3, #8
 8002606:	4013      	ands	r3, r2
 8002608:	d11c      	bne.n	8002644 <HAL_ADC_AnalogWDGConfig+0x3e0>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	2380      	movs	r3, #128	@ 0x80
 8002610:	025b      	lsls	r3, r3, #9
 8002612:	4013      	ands	r3, r2
 8002614:	d113      	bne.n	800263e <HAL_ADC_AnalogWDGConfig+0x3da>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	2380      	movs	r3, #128	@ 0x80
 800261c:	029b      	lsls	r3, r3, #10
 800261e:	4013      	ands	r3, r2
 8002620:	d10a      	bne.n	8002638 <HAL_ADC_AnalogWDGConfig+0x3d4>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	2380      	movs	r3, #128	@ 0x80
 8002628:	02db      	lsls	r3, r3, #11
 800262a:	4013      	ands	r3, r2
 800262c:	d002      	beq.n	8002634 <HAL_ADC_AnalogWDGConfig+0x3d0>
 800262e:	2380      	movs	r3, #128	@ 0x80
 8002630:	02db      	lsls	r3, r3, #11
 8002632:	e02e      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002634:	2301      	movs	r3, #1
 8002636:	e02c      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002638:	2380      	movs	r3, #128	@ 0x80
 800263a:	029b      	lsls	r3, r3, #10
 800263c:	e029      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 800263e:	2380      	movs	r3, #128	@ 0x80
 8002640:	025b      	lsls	r3, r3, #9
 8002642:	e026      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002644:	2380      	movs	r3, #128	@ 0x80
 8002646:	021b      	lsls	r3, r3, #8
 8002648:	e023      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 800264a:	2380      	movs	r3, #128	@ 0x80
 800264c:	01db      	lsls	r3, r3, #7
 800264e:	e020      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	019b      	lsls	r3, r3, #6
 8002654:	e01d      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	015b      	lsls	r3, r3, #5
 800265a:	e01a      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 800265c:	2380      	movs	r3, #128	@ 0x80
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	e017      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002662:	2380      	movs	r3, #128	@ 0x80
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	e014      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002668:	2380      	movs	r3, #128	@ 0x80
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	e011      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 800266e:	2380      	movs	r3, #128	@ 0x80
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	e00e      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002674:	2380      	movs	r3, #128	@ 0x80
 8002676:	e00c      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002678:	2340      	movs	r3, #64	@ 0x40
 800267a:	e00a      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 800267c:	2320      	movs	r3, #32
 800267e:	e008      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002680:	2310      	movs	r3, #16
 8002682:	e006      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002684:	2308      	movs	r3, #8
 8002686:	e004      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002688:	2304      	movs	r3, #4
 800268a:	e002      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 800268c:	2302      	movs	r3, #2
 800268e:	e000      	b.n	8002692 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002690:	2301      	movs	r3, #1
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6812      	ldr	r2, [r2, #0]
 8002696:	430b      	orrs	r3, r1
 8002698:	21a4      	movs	r1, #164	@ 0xa4
 800269a:	5053      	str	r3, [r2, r1]
          break;
 800269c:	e011      	b.n	80026c2 <HAL_ADC_AnalogWDGConfig+0x45e>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 80026a6:	4a3f      	ldr	r2, [pc, #252]	@ (80027a4 <HAL_ADC_AnalogWDGConfig+0x540>)
 80026a8:	0019      	movs	r1, r3
 80026aa:	f7fe ff2f 	bl	800150c <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 80026ae:	e008      	b.n	80026c2 <HAL_ADC_AnalogWDGConfig+0x45e>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2200      	movs	r2, #0
 80026ba:	0019      	movs	r1, r3
 80026bc:	f7fe ff26 	bl	800150c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80026c0:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a38      	ldr	r2, [pc, #224]	@ (80027a8 <HAL_ADC_AnalogWDGConfig+0x544>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d11a      	bne.n	8002702 <HAL_ADC_AnalogWDGConfig+0x49e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d0:	4a36      	ldr	r2, [pc, #216]	@ (80027ac <HAL_ADC_AnalogWDGConfig+0x548>)
 80026d2:	401a      	ands	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	0018      	movs	r0, r3
 80026de:	f7ff f807 	bl	80016f0 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	7b1b      	ldrb	r3, [r3, #12]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d105      	bne.n	80026f6 <HAL_ADC_AnalogWDGConfig+0x492>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	0018      	movs	r0, r3
 80026f0:	f7ff f824 	bl	800173c <LL_ADC_EnableIT_AWD2>
 80026f4:	e01f      	b.n	8002736 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	0018      	movs	r0, r3
 80026fc:	f7ff f84c 	bl	8001798 <LL_ADC_DisableIT_AWD2>
 8002700:	e019      	b.n	8002736 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002706:	4a2a      	ldr	r2, [pc, #168]	@ (80027b0 <HAL_ADC_AnalogWDGConfig+0x54c>)
 8002708:	401a      	ands	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	0018      	movs	r0, r3
 8002714:	f7fe fff8 	bl	8001708 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	7b1b      	ldrb	r3, [r3, #12]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d105      	bne.n	800272c <HAL_ADC_AnalogWDGConfig+0x4c8>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff f818 	bl	800175a <LL_ADC_EnableIT_AWD3>
 800272a:	e004      	b.n	8002736 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	0018      	movs	r0, r3
 8002732:	f7ff f841 	bl	80017b8 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a1e      	ldr	r2, [pc, #120]	@ (80027b4 <HAL_ADC_AnalogWDGConfig+0x550>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d118      	bne.n	8002772 <HAL_ADC_AnalogWDGConfig+0x50e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	08db      	lsrs	r3, r3, #3
 800274c:	2103      	movs	r1, #3
 800274e:	400b      	ands	r3, r1
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	409a      	lsls	r2, r3
 8002754:	0013      	movs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	695a      	ldr	r2, [r3, #20]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	08db      	lsrs	r3, r3, #3
 8002764:	2103      	movs	r1, #3
 8002766:	400b      	ands	r3, r1
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	409a      	lsls	r2, r3
 800276c:	0013      	movs	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	e005      	b.n	800277e <HAL_ADC_AnalogWDGConfig+0x51a>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	60fb      	str	r3, [r7, #12]
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	6819      	ldr	r1, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	f7fe feed 	bl	8001568 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2254      	movs	r2, #84	@ 0x54
 8002792:	2100      	movs	r1, #0
 8002794:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002796:	2317      	movs	r3, #23
 8002798:	18fb      	adds	r3, r7, r3
 800279a:	781b      	ldrb	r3, [r3, #0]
}
 800279c:	0018      	movs	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	b007      	add	sp, #28
 80027a2:	bd90      	pop	{r4, r7, pc}
 80027a4:	0087ffff 	.word	0x0087ffff
 80027a8:	0017ffff 	.word	0x0017ffff
 80027ac:	fffdffff 	.word	0xfffdffff
 80027b0:	fffbffff 	.word	0xfffbffff
 80027b4:	7cc00000 	.word	0x7cc00000

080027b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	0018      	movs	r0, r3
 80027ca:	f7fe ff41 	bl	8001650 <LL_ADC_IsEnabled>
 80027ce:	1e03      	subs	r3, r0, #0
 80027d0:	d000      	beq.n	80027d4 <ADC_Enable+0x1c>
 80027d2:	e069      	b.n	80028a8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	4a36      	ldr	r2, [pc, #216]	@ (80028b4 <ADC_Enable+0xfc>)
 80027dc:	4013      	ands	r3, r2
 80027de:	d00d      	beq.n	80027fc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e4:	2210      	movs	r2, #16
 80027e6:	431a      	orrs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f0:	2201      	movs	r2, #1
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e056      	b.n	80028aa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	0018      	movs	r0, r3
 8002802:	f7fe ff01 	bl	8001608 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002806:	4b2c      	ldr	r3, [pc, #176]	@ (80028b8 <ADC_Enable+0x100>)
 8002808:	0018      	movs	r0, r3
 800280a:	f7fe fdc1 	bl	8001390 <LL_ADC_GetCommonPathInternalCh>
 800280e:	0002      	movs	r2, r0
 8002810:	2380      	movs	r3, #128	@ 0x80
 8002812:	041b      	lsls	r3, r3, #16
 8002814:	4013      	ands	r3, r2
 8002816:	d00f      	beq.n	8002838 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002818:	4b28      	ldr	r3, [pc, #160]	@ (80028bc <ADC_Enable+0x104>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4928      	ldr	r1, [pc, #160]	@ (80028c0 <ADC_Enable+0x108>)
 800281e:	0018      	movs	r0, r3
 8002820:	f7fd fc6e 	bl	8000100 <__udivsi3>
 8002824:	0003      	movs	r3, r0
 8002826:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002828:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800282a:	e002      	b.n	8002832 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	3b01      	subs	r3, #1
 8002830:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1f9      	bne.n	800282c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	7e5b      	ldrb	r3, [r3, #25]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d033      	beq.n	80028a8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002840:	f7fe fd64 	bl	800130c <HAL_GetTick>
 8002844:	0003      	movs	r3, r0
 8002846:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002848:	e027      	b.n	800289a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	0018      	movs	r0, r3
 8002850:	f7fe fefe 	bl	8001650 <LL_ADC_IsEnabled>
 8002854:	1e03      	subs	r3, r0, #0
 8002856:	d104      	bne.n	8002862 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0018      	movs	r0, r3
 800285e:	f7fe fed3 	bl	8001608 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002862:	f7fe fd53 	bl	800130c <HAL_GetTick>
 8002866:	0002      	movs	r2, r0
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d914      	bls.n	800289a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2201      	movs	r2, #1
 8002878:	4013      	ands	r3, r2
 800287a:	2b01      	cmp	r3, #1
 800287c:	d00d      	beq.n	800289a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002882:	2210      	movs	r2, #16
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288e:	2201      	movs	r2, #1
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e007      	b.n	80028aa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2201      	movs	r2, #1
 80028a2:	4013      	ands	r3, r2
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d1d0      	bne.n	800284a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	0018      	movs	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b004      	add	sp, #16
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	46c0      	nop			@ (mov r8, r8)
 80028b4:	80000017 	.word	0x80000017
 80028b8:	40012708 	.word	0x40012708
 80028bc:	20000004 	.word	0x20000004
 80028c0:	00030d40 	.word	0x00030d40

080028c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	0018      	movs	r0, r3
 80028d2:	f7fe fece 	bl	8001672 <LL_ADC_IsDisableOngoing>
 80028d6:	0003      	movs	r3, r0
 80028d8:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	0018      	movs	r0, r3
 80028e0:	f7fe feb6 	bl	8001650 <LL_ADC_IsEnabled>
 80028e4:	1e03      	subs	r3, r0, #0
 80028e6:	d046      	beq.n	8002976 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d143      	bne.n	8002976 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2205      	movs	r2, #5
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d10d      	bne.n	8002918 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	0018      	movs	r0, r3
 8002902:	f7fe fe93 	bl	800162c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2203      	movs	r2, #3
 800290c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800290e:	f7fe fcfd 	bl	800130c <HAL_GetTick>
 8002912:	0003      	movs	r3, r0
 8002914:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002916:	e028      	b.n	800296a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	2210      	movs	r2, #16
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	2201      	movs	r2, #1
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e021      	b.n	8002978 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002934:	f7fe fcea 	bl	800130c <HAL_GetTick>
 8002938:	0002      	movs	r2, r0
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d913      	bls.n	800296a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	2201      	movs	r2, #1
 800294a:	4013      	ands	r3, r2
 800294c:	d00d      	beq.n	800296a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002952:	2210      	movs	r2, #16
 8002954:	431a      	orrs	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295e:	2201      	movs	r2, #1
 8002960:	431a      	orrs	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e006      	b.n	8002978 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	2201      	movs	r2, #1
 8002972:	4013      	ands	r3, r2
 8002974:	d1de      	bne.n	8002934 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	0018      	movs	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	b004      	add	sp, #16
 800297e:	bd80      	pop	{r7, pc}

08002980 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002992:	2250      	movs	r2, #80	@ 0x50
 8002994:	4013      	ands	r3, r2
 8002996:	d141      	bne.n	8002a1c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299c:	2280      	movs	r2, #128	@ 0x80
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	431a      	orrs	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	0018      	movs	r0, r3
 80029ac:	f7fe fd31 	bl	8001412 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029b0:	1e03      	subs	r3, r0, #0
 80029b2:	d02e      	beq.n	8002a12 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	7e9b      	ldrb	r3, [r3, #26]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d12a      	bne.n	8002a12 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2208      	movs	r2, #8
 80029c4:	4013      	ands	r3, r2
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d123      	bne.n	8002a12 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f7fe fe72 	bl	80016b8 <LL_ADC_REG_IsConversionOngoing>
 80029d4:	1e03      	subs	r3, r0, #0
 80029d6:	d110      	bne.n	80029fa <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	210c      	movs	r1, #12
 80029e4:	438a      	bics	r2, r1
 80029e6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ec:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <ADC_DMAConvCplt+0xc4>)
 80029ee:	4013      	ands	r3, r2
 80029f0:	2201      	movs	r2, #1
 80029f2:	431a      	orrs	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80029f8:	e00b      	b.n	8002a12 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fe:	2220      	movs	r2, #32
 8002a00:	431a      	orrs	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	0018      	movs	r0, r3
 8002a16:	f7ff fa2d 	bl	8001e74 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a1a:	e00f      	b.n	8002a3c <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a20:	2210      	movs	r2, #16
 8002a22:	4013      	ands	r3, r2
 8002a24:	d004      	beq.n	8002a30 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f7ff fa3b 	bl	8001ea4 <HAL_ADC_ErrorCallback>
}
 8002a2e:	e005      	b.n	8002a3c <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	0010      	movs	r0, r2
 8002a3a:	4798      	blx	r3
}
 8002a3c:	46c0      	nop			@ (mov r8, r8)
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b004      	add	sp, #16
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	fffffefe 	.word	0xfffffefe

08002a48 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7ff fa13 	bl	8001e84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b004      	add	sp, #16
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a72:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a78:	2240      	movs	r2, #64	@ 0x40
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a84:	2204      	movs	r2, #4
 8002a86:	431a      	orrs	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f7ff fa08 	bl	8001ea4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a94:	46c0      	nop			@ (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b004      	add	sp, #16
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002aa4:	46c0      	nop			@ (mov r8, r8)
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b002      	add	sp, #8
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ab4:	46c0      	nop			@ (mov r8, r8)
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	b002      	add	sp, #8
 8002aba:	bd80      	pop	{r7, pc}

08002abc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002ac4:	46c0      	nop			@ (mov r8, r8)
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	b002      	add	sp, #8
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002ad4:	46c0      	nop			@ (mov r8, r8)
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b002      	add	sp, #8
 8002ada:	bd80      	pop	{r7, pc}

08002adc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	0002      	movs	r2, r0
 8002ae4:	1dfb      	adds	r3, r7, #7
 8002ae6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ae8:	1dfb      	adds	r3, r7, #7
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b7f      	cmp	r3, #127	@ 0x7f
 8002aee:	d809      	bhi.n	8002b04 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af0:	1dfb      	adds	r3, r7, #7
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	001a      	movs	r2, r3
 8002af6:	231f      	movs	r3, #31
 8002af8:	401a      	ands	r2, r3
 8002afa:	4b04      	ldr	r3, [pc, #16]	@ (8002b0c <__NVIC_EnableIRQ+0x30>)
 8002afc:	2101      	movs	r1, #1
 8002afe:	4091      	lsls	r1, r2
 8002b00:	000a      	movs	r2, r1
 8002b02:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002b04:	46c0      	nop			@ (mov r8, r8)
 8002b06:	46bd      	mov	sp, r7
 8002b08:	b002      	add	sp, #8
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	e000e100 	.word	0xe000e100

08002b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b10:	b590      	push	{r4, r7, lr}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	0002      	movs	r2, r0
 8002b18:	6039      	str	r1, [r7, #0]
 8002b1a:	1dfb      	adds	r3, r7, #7
 8002b1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b1e:	1dfb      	adds	r3, r7, #7
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b24:	d828      	bhi.n	8002b78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b26:	4a2f      	ldr	r2, [pc, #188]	@ (8002be4 <__NVIC_SetPriority+0xd4>)
 8002b28:	1dfb      	adds	r3, r7, #7
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	b25b      	sxtb	r3, r3
 8002b2e:	089b      	lsrs	r3, r3, #2
 8002b30:	33c0      	adds	r3, #192	@ 0xc0
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	589b      	ldr	r3, [r3, r2]
 8002b36:	1dfa      	adds	r2, r7, #7
 8002b38:	7812      	ldrb	r2, [r2, #0]
 8002b3a:	0011      	movs	r1, r2
 8002b3c:	2203      	movs	r2, #3
 8002b3e:	400a      	ands	r2, r1
 8002b40:	00d2      	lsls	r2, r2, #3
 8002b42:	21ff      	movs	r1, #255	@ 0xff
 8002b44:	4091      	lsls	r1, r2
 8002b46:	000a      	movs	r2, r1
 8002b48:	43d2      	mvns	r2, r2
 8002b4a:	401a      	ands	r2, r3
 8002b4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	019b      	lsls	r3, r3, #6
 8002b52:	22ff      	movs	r2, #255	@ 0xff
 8002b54:	401a      	ands	r2, r3
 8002b56:	1dfb      	adds	r3, r7, #7
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	4003      	ands	r3, r0
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b64:	481f      	ldr	r0, [pc, #124]	@ (8002be4 <__NVIC_SetPriority+0xd4>)
 8002b66:	1dfb      	adds	r3, r7, #7
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	33c0      	adds	r3, #192	@ 0xc0
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002b76:	e031      	b.n	8002bdc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b78:	4a1b      	ldr	r2, [pc, #108]	@ (8002be8 <__NVIC_SetPriority+0xd8>)
 8002b7a:	1dfb      	adds	r3, r7, #7
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	0019      	movs	r1, r3
 8002b80:	230f      	movs	r3, #15
 8002b82:	400b      	ands	r3, r1
 8002b84:	3b08      	subs	r3, #8
 8002b86:	089b      	lsrs	r3, r3, #2
 8002b88:	3306      	adds	r3, #6
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	18d3      	adds	r3, r2, r3
 8002b8e:	3304      	adds	r3, #4
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	1dfa      	adds	r2, r7, #7
 8002b94:	7812      	ldrb	r2, [r2, #0]
 8002b96:	0011      	movs	r1, r2
 8002b98:	2203      	movs	r2, #3
 8002b9a:	400a      	ands	r2, r1
 8002b9c:	00d2      	lsls	r2, r2, #3
 8002b9e:	21ff      	movs	r1, #255	@ 0xff
 8002ba0:	4091      	lsls	r1, r2
 8002ba2:	000a      	movs	r2, r1
 8002ba4:	43d2      	mvns	r2, r2
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	019b      	lsls	r3, r3, #6
 8002bae:	22ff      	movs	r2, #255	@ 0xff
 8002bb0:	401a      	ands	r2, r3
 8002bb2:	1dfb      	adds	r3, r7, #7
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	2303      	movs	r3, #3
 8002bba:	4003      	ands	r3, r0
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bc0:	4809      	ldr	r0, [pc, #36]	@ (8002be8 <__NVIC_SetPriority+0xd8>)
 8002bc2:	1dfb      	adds	r3, r7, #7
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	001c      	movs	r4, r3
 8002bc8:	230f      	movs	r3, #15
 8002bca:	4023      	ands	r3, r4
 8002bcc:	3b08      	subs	r3, #8
 8002bce:	089b      	lsrs	r3, r3, #2
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	3306      	adds	r3, #6
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	18c3      	adds	r3, r0, r3
 8002bd8:	3304      	adds	r3, #4
 8002bda:	601a      	str	r2, [r3, #0]
}
 8002bdc:	46c0      	nop			@ (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b003      	add	sp, #12
 8002be2:	bd90      	pop	{r4, r7, pc}
 8002be4:	e000e100 	.word	0xe000e100
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	1e5a      	subs	r2, r3, #1
 8002bf8:	2380      	movs	r3, #128	@ 0x80
 8002bfa:	045b      	lsls	r3, r3, #17
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d301      	bcc.n	8002c04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c00:	2301      	movs	r3, #1
 8002c02:	e010      	b.n	8002c26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c04:	4b0a      	ldr	r3, [pc, #40]	@ (8002c30 <SysTick_Config+0x44>)
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	3a01      	subs	r2, #1
 8002c0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	425b      	negs	r3, r3
 8002c10:	2103      	movs	r1, #3
 8002c12:	0018      	movs	r0, r3
 8002c14:	f7ff ff7c 	bl	8002b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c18:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <SysTick_Config+0x44>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c1e:	4b04      	ldr	r3, [pc, #16]	@ (8002c30 <SysTick_Config+0x44>)
 8002c20:	2207      	movs	r2, #7
 8002c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	0018      	movs	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b002      	add	sp, #8
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	e000e010 	.word	0xe000e010

08002c34 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	210f      	movs	r1, #15
 8002c40:	187b      	adds	r3, r7, r1
 8002c42:	1c02      	adds	r2, r0, #0
 8002c44:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	187b      	adds	r3, r7, r1
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	b25b      	sxtb	r3, r3
 8002c4e:	0011      	movs	r1, r2
 8002c50:	0018      	movs	r0, r3
 8002c52:	f7ff ff5d 	bl	8002b10 <__NVIC_SetPriority>
}
 8002c56:	46c0      	nop			@ (mov r8, r8)
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b004      	add	sp, #16
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b082      	sub	sp, #8
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	0002      	movs	r2, r0
 8002c66:	1dfb      	adds	r3, r7, #7
 8002c68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6a:	1dfb      	adds	r3, r7, #7
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	b25b      	sxtb	r3, r3
 8002c70:	0018      	movs	r0, r3
 8002c72:	f7ff ff33 	bl	8002adc <__NVIC_EnableIRQ>
}
 8002c76:	46c0      	nop			@ (mov r8, r8)
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b002      	add	sp, #8
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f7ff ffaf 	bl	8002bec <SysTick_Config>
 8002c8e:	0003      	movs	r3, r0
}
 8002c90:	0018      	movs	r0, r3
 8002c92:	46bd      	mov	sp, r7
 8002c94:	b002      	add	sp, #8
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e077      	b.n	8002d9a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a3d      	ldr	r2, [pc, #244]	@ (8002da4 <HAL_DMA_Init+0x10c>)
 8002cb0:	4694      	mov	ip, r2
 8002cb2:	4463      	add	r3, ip
 8002cb4:	2114      	movs	r1, #20
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f7fd fa22 	bl	8000100 <__udivsi3>
 8002cbc:	0003      	movs	r3, r0
 8002cbe:	009a      	lsls	r2, r3, #2
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2225      	movs	r2, #37	@ 0x25
 8002cc8:	2102      	movs	r1, #2
 8002cca:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4934      	ldr	r1, [pc, #208]	@ (8002da8 <HAL_DMA_Init+0x110>)
 8002cd8:	400a      	ands	r2, r1
 8002cda:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6819      	ldr	r1, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	431a      	orrs	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	0018      	movs	r0, r3
 8002d16:	f000 fa8d 	bl	8003234 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	2380      	movs	r3, #128	@ 0x80
 8002d20:	01db      	lsls	r3, r3, #7
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d102      	bne.n	8002d2c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d34:	213f      	movs	r1, #63	@ 0x3f
 8002d36:	400a      	ands	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002d42:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d011      	beq.n	8002d70 <HAL_DMA_Init+0xd8>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d80d      	bhi.n	8002d70 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	0018      	movs	r0, r3
 8002d58:	f000 fa98 	bl	800328c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	e008      	b.n	8002d82 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2225      	movs	r2, #37	@ 0x25
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2224      	movs	r2, #36	@ 0x24
 8002d94:	2100      	movs	r1, #0
 8002d96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b002      	add	sp, #8
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	46c0      	nop			@ (mov r8, r8)
 8002da4:	bffdfff8 	.word	0xbffdfff8
 8002da8:	ffff800f 	.word	0xffff800f

08002dac <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
 8002db8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dba:	2317      	movs	r3, #23
 8002dbc:	18fb      	adds	r3, r7, r3
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2224      	movs	r2, #36	@ 0x24
 8002dc6:	5c9b      	ldrb	r3, [r3, r2]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d101      	bne.n	8002dd0 <HAL_DMA_Start_IT+0x24>
 8002dcc:	2302      	movs	r3, #2
 8002dce:	e06f      	b.n	8002eb0 <HAL_DMA_Start_IT+0x104>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2224      	movs	r2, #36	@ 0x24
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2225      	movs	r2, #37	@ 0x25
 8002ddc:	5c9b      	ldrb	r3, [r3, r2]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d157      	bne.n	8002e94 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2225      	movs	r2, #37	@ 0x25
 8002de8:	2102      	movs	r1, #2
 8002dea:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	438a      	bics	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	68b9      	ldr	r1, [r7, #8]
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 f9d3 	bl	80031b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d008      	beq.n	8002e28 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	210e      	movs	r1, #14
 8002e22:	430a      	orrs	r2, r1
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	e00f      	b.n	8002e48 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2104      	movs	r1, #4
 8002e34:	438a      	bics	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	210a      	movs	r1, #10
 8002e44:	430a      	orrs	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	2380      	movs	r3, #128	@ 0x80
 8002e50:	025b      	lsls	r3, r3, #9
 8002e52:	4013      	ands	r3, r2
 8002e54:	d008      	beq.n	8002e68 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e60:	2180      	movs	r1, #128	@ 0x80
 8002e62:	0049      	lsls	r1, r1, #1
 8002e64:	430a      	orrs	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d008      	beq.n	8002e82 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e7a:	2180      	movs	r1, #128	@ 0x80
 8002e7c:	0049      	lsls	r1, r1, #1
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	e00a      	b.n	8002eaa <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2280      	movs	r2, #128	@ 0x80
 8002e98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2224      	movs	r2, #36	@ 0x24
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002ea2:	2317      	movs	r3, #23
 8002ea4:	18fb      	adds	r3, r7, r3
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002eaa:	2317      	movs	r3, #23
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	781b      	ldrb	r3, [r3, #0]
}
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b006      	add	sp, #24
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e050      	b.n	8002f6c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2225      	movs	r2, #37	@ 0x25
 8002ece:	5c9b      	ldrb	r3, [r3, r2]
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d008      	beq.n	8002ee8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2204      	movs	r2, #4
 8002eda:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2224      	movs	r2, #36	@ 0x24
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e041      	b.n	8002f6c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	210e      	movs	r1, #14
 8002ef4:	438a      	bics	r2, r1
 8002ef6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	491c      	ldr	r1, [pc, #112]	@ (8002f74 <HAL_DMA_Abort+0xbc>)
 8002f04:	400a      	ands	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2101      	movs	r1, #1
 8002f14:	438a      	bics	r2, r1
 8002f16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002f18:	4b17      	ldr	r3, [pc, #92]	@ (8002f78 <HAL_DMA_Abort+0xc0>)
 8002f1a:	6859      	ldr	r1, [r3, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f20:	221c      	movs	r2, #28
 8002f22:	4013      	ands	r3, r2
 8002f24:	2201      	movs	r2, #1
 8002f26:	409a      	lsls	r2, r3
 8002f28:	4b13      	ldr	r3, [pc, #76]	@ (8002f78 <HAL_DMA_Abort+0xc0>)
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002f36:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00c      	beq.n	8002f5a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f4a:	490a      	ldr	r1, [pc, #40]	@ (8002f74 <HAL_DMA_Abort+0xbc>)
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002f58:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2225      	movs	r2, #37	@ 0x25
 8002f5e:	2101      	movs	r1, #1
 8002f60:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2224      	movs	r2, #36	@ 0x24
 8002f66:	2100      	movs	r1, #0
 8002f68:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b002      	add	sp, #8
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	fffffeff 	.word	0xfffffeff
 8002f78:	40020000 	.word	0x40020000

08002f7c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f84:	210f      	movs	r1, #15
 8002f86:	187b      	adds	r3, r7, r1
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2225      	movs	r2, #37	@ 0x25
 8002f90:	5c9b      	ldrb	r3, [r3, r2]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d006      	beq.n	8002fa6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002f9e:	187b      	adds	r3, r7, r1
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	701a      	strb	r2, [r3, #0]
 8002fa4:	e049      	b.n	800303a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	210e      	movs	r1, #14
 8002fb2:	438a      	bics	r2, r1
 8002fb4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2101      	movs	r1, #1
 8002fc2:	438a      	bics	r2, r1
 8002fc4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd0:	491d      	ldr	r1, [pc, #116]	@ (8003048 <HAL_DMA_Abort_IT+0xcc>)
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8002fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800304c <HAL_DMA_Abort_IT+0xd0>)
 8002fd8:	6859      	ldr	r1, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	221c      	movs	r2, #28
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	409a      	lsls	r2, r3
 8002fe6:	4b19      	ldr	r3, [pc, #100]	@ (800304c <HAL_DMA_Abort_IT+0xd0>)
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ff4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00c      	beq.n	8003018 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003008:	490f      	ldr	r1, [pc, #60]	@ (8003048 <HAL_DMA_Abort_IT+0xcc>)
 800300a:	400a      	ands	r2, r1
 800300c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003016:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2225      	movs	r2, #37	@ 0x25
 800301c:	2101      	movs	r1, #1
 800301e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2224      	movs	r2, #36	@ 0x24
 8003024:	2100      	movs	r1, #0
 8003026:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302c:	2b00      	cmp	r3, #0
 800302e:	d004      	beq.n	800303a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	0010      	movs	r0, r2
 8003038:	4798      	blx	r3
    }
  }
  return status;
 800303a:	230f      	movs	r3, #15
 800303c:	18fb      	adds	r3, r7, r3
 800303e:	781b      	ldrb	r3, [r3, #0]
}
 8003040:	0018      	movs	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	b004      	add	sp, #16
 8003046:	bd80      	pop	{r7, pc}
 8003048:	fffffeff 	.word	0xfffffeff
 800304c:	40020000 	.word	0x40020000

08003050 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003058:	4b55      	ldr	r3, [pc, #340]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	221c      	movs	r2, #28
 800306c:	4013      	ands	r3, r2
 800306e:	2204      	movs	r2, #4
 8003070:	409a      	lsls	r2, r3
 8003072:	0013      	movs	r3, r2
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	4013      	ands	r3, r2
 8003078:	d027      	beq.n	80030ca <HAL_DMA_IRQHandler+0x7a>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2204      	movs	r2, #4
 800307e:	4013      	ands	r3, r2
 8003080:	d023      	beq.n	80030ca <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2220      	movs	r2, #32
 800308a:	4013      	ands	r3, r2
 800308c:	d107      	bne.n	800309e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2104      	movs	r1, #4
 800309a:	438a      	bics	r2, r1
 800309c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800309e:	4b44      	ldr	r3, [pc, #272]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 80030a0:	6859      	ldr	r1, [r3, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	221c      	movs	r2, #28
 80030a8:	4013      	ands	r3, r2
 80030aa:	2204      	movs	r2, #4
 80030ac:	409a      	lsls	r2, r3
 80030ae:	4b40      	ldr	r3, [pc, #256]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 80030b0:	430a      	orrs	r2, r1
 80030b2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d100      	bne.n	80030be <HAL_DMA_IRQHandler+0x6e>
 80030bc:	e073      	b.n	80031a6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	0010      	movs	r0, r2
 80030c6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80030c8:	e06d      	b.n	80031a6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	221c      	movs	r2, #28
 80030d0:	4013      	ands	r3, r2
 80030d2:	2202      	movs	r2, #2
 80030d4:	409a      	lsls	r2, r3
 80030d6:	0013      	movs	r3, r2
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4013      	ands	r3, r2
 80030dc:	d02e      	beq.n	800313c <HAL_DMA_IRQHandler+0xec>
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	2202      	movs	r2, #2
 80030e2:	4013      	ands	r3, r2
 80030e4:	d02a      	beq.n	800313c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2220      	movs	r2, #32
 80030ee:	4013      	ands	r3, r2
 80030f0:	d10b      	bne.n	800310a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	210a      	movs	r1, #10
 80030fe:	438a      	bics	r2, r1
 8003100:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2225      	movs	r2, #37	@ 0x25
 8003106:	2101      	movs	r1, #1
 8003108:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800310a:	4b29      	ldr	r3, [pc, #164]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 800310c:	6859      	ldr	r1, [r3, #4]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	221c      	movs	r2, #28
 8003114:	4013      	ands	r3, r2
 8003116:	2202      	movs	r2, #2
 8003118:	409a      	lsls	r2, r3
 800311a:	4b25      	ldr	r3, [pc, #148]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 800311c:	430a      	orrs	r2, r1
 800311e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2224      	movs	r2, #36	@ 0x24
 8003124:	2100      	movs	r1, #0
 8003126:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	2b00      	cmp	r3, #0
 800312e:	d03a      	beq.n	80031a6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	0010      	movs	r0, r2
 8003138:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800313a:	e034      	b.n	80031a6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	221c      	movs	r2, #28
 8003142:	4013      	ands	r3, r2
 8003144:	2208      	movs	r2, #8
 8003146:	409a      	lsls	r2, r3
 8003148:	0013      	movs	r3, r2
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4013      	ands	r3, r2
 800314e:	d02b      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x158>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2208      	movs	r2, #8
 8003154:	4013      	ands	r3, r2
 8003156:	d027      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	210e      	movs	r1, #14
 8003164:	438a      	bics	r2, r1
 8003166:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003168:	4b11      	ldr	r3, [pc, #68]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 800316a:	6859      	ldr	r1, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003170:	221c      	movs	r2, #28
 8003172:	4013      	ands	r3, r2
 8003174:	2201      	movs	r2, #1
 8003176:	409a      	lsls	r2, r3
 8003178:	4b0d      	ldr	r3, [pc, #52]	@ (80031b0 <HAL_DMA_IRQHandler+0x160>)
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2225      	movs	r2, #37	@ 0x25
 8003188:	2101      	movs	r1, #1
 800318a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2224      	movs	r2, #36	@ 0x24
 8003190:	2100      	movs	r1, #0
 8003192:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003198:	2b00      	cmp	r3, #0
 800319a:	d005      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	0010      	movs	r0, r2
 80031a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	46c0      	nop			@ (mov r8, r8)
}
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b004      	add	sp, #16
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40020000 	.word	0x40020000

080031b4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80031ca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d004      	beq.n	80031de <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80031dc:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80031de:	4b14      	ldr	r3, [pc, #80]	@ (8003230 <DMA_SetConfig+0x7c>)
 80031e0:	6859      	ldr	r1, [r3, #4]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	221c      	movs	r2, #28
 80031e8:	4013      	ands	r3, r2
 80031ea:	2201      	movs	r2, #1
 80031ec:	409a      	lsls	r2, r3
 80031ee:	4b10      	ldr	r3, [pc, #64]	@ (8003230 <DMA_SetConfig+0x7c>)
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b10      	cmp	r3, #16
 8003202:	d108      	bne.n	8003216 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003214:	e007      	b.n	8003226 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	60da      	str	r2, [r3, #12]
}
 8003226:	46c0      	nop			@ (mov r8, r8)
 8003228:	46bd      	mov	sp, r7
 800322a:	b004      	add	sp, #16
 800322c:	bd80      	pop	{r7, pc}
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	40020000 	.word	0x40020000

08003234 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003240:	089b      	lsrs	r3, r3, #2
 8003242:	4a10      	ldr	r2, [pc, #64]	@ (8003284 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003244:	4694      	mov	ip, r2
 8003246:	4463      	add	r3, ip
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	001a      	movs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	001a      	movs	r2, r3
 8003256:	23ff      	movs	r3, #255	@ 0xff
 8003258:	4013      	ands	r3, r2
 800325a:	3b08      	subs	r3, #8
 800325c:	2114      	movs	r1, #20
 800325e:	0018      	movs	r0, r3
 8003260:	f7fc ff4e 	bl	8000100 <__udivsi3>
 8003264:	0003      	movs	r3, r0
 8003266:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a07      	ldr	r2, [pc, #28]	@ (8003288 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800326c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	221f      	movs	r2, #31
 8003272:	4013      	ands	r3, r2
 8003274:	2201      	movs	r2, #1
 8003276:	409a      	lsls	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800327c:	46c0      	nop			@ (mov r8, r8)
 800327e:	46bd      	mov	sp, r7
 8003280:	b004      	add	sp, #16
 8003282:	bd80      	pop	{r7, pc}
 8003284:	10008200 	.word	0x10008200
 8003288:	40020880 	.word	0x40020880

0800328c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	223f      	movs	r2, #63	@ 0x3f
 800329a:	4013      	ands	r3, r2
 800329c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4a0a      	ldr	r2, [pc, #40]	@ (80032cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80032a2:	4694      	mov	ip, r2
 80032a4:	4463      	add	r3, ip
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	001a      	movs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a07      	ldr	r2, [pc, #28]	@ (80032d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80032b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	2203      	movs	r2, #3
 80032ba:	4013      	ands	r3, r2
 80032bc:	2201      	movs	r2, #1
 80032be:	409a      	lsls	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80032c4:	46c0      	nop			@ (mov r8, r8)
 80032c6:	46bd      	mov	sp, r7
 80032c8:	b004      	add	sp, #16
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	1000823f 	.word	0x1000823f
 80032d0:	40020940 	.word	0x40020940

080032d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032e2:	e147      	b.n	8003574 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4091      	lsls	r1, r2
 80032ee:	000a      	movs	r2, r1
 80032f0:	4013      	ands	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d100      	bne.n	80032fc <HAL_GPIO_Init+0x28>
 80032fa:	e138      	b.n	800356e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2203      	movs	r2, #3
 8003302:	4013      	ands	r3, r2
 8003304:	2b01      	cmp	r3, #1
 8003306:	d005      	beq.n	8003314 <HAL_GPIO_Init+0x40>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2203      	movs	r2, #3
 800330e:	4013      	ands	r3, r2
 8003310:	2b02      	cmp	r3, #2
 8003312:	d130      	bne.n	8003376 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	2203      	movs	r2, #3
 8003320:	409a      	lsls	r2, r3
 8003322:	0013      	movs	r3, r2
 8003324:	43da      	mvns	r2, r3
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	409a      	lsls	r2, r3
 8003336:	0013      	movs	r3, r2
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800334a:	2201      	movs	r2, #1
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	409a      	lsls	r2, r3
 8003350:	0013      	movs	r3, r2
 8003352:	43da      	mvns	r2, r3
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	4013      	ands	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	091b      	lsrs	r3, r3, #4
 8003360:	2201      	movs	r2, #1
 8003362:	401a      	ands	r2, r3
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	409a      	lsls	r2, r3
 8003368:	0013      	movs	r3, r2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2203      	movs	r2, #3
 800337c:	4013      	ands	r3, r2
 800337e:	2b03      	cmp	r3, #3
 8003380:	d017      	beq.n	80033b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	2203      	movs	r2, #3
 800338e:	409a      	lsls	r2, r3
 8003390:	0013      	movs	r3, r2
 8003392:	43da      	mvns	r2, r3
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	409a      	lsls	r2, r3
 80033a4:	0013      	movs	r3, r2
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2203      	movs	r2, #3
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d123      	bne.n	8003406 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	08da      	lsrs	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3208      	adds	r2, #8
 80033c6:	0092      	lsls	r2, r2, #2
 80033c8:	58d3      	ldr	r3, [r2, r3]
 80033ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2207      	movs	r2, #7
 80033d0:	4013      	ands	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	220f      	movs	r2, #15
 80033d6:	409a      	lsls	r2, r3
 80033d8:	0013      	movs	r3, r2
 80033da:	43da      	mvns	r2, r3
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2107      	movs	r1, #7
 80033ea:	400b      	ands	r3, r1
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	409a      	lsls	r2, r3
 80033f0:	0013      	movs	r3, r2
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	08da      	lsrs	r2, r3, #3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3208      	adds	r2, #8
 8003400:	0092      	lsls	r2, r2, #2
 8003402:	6939      	ldr	r1, [r7, #16]
 8003404:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	409a      	lsls	r2, r3
 8003414:	0013      	movs	r3, r2
 8003416:	43da      	mvns	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2203      	movs	r2, #3
 8003424:	401a      	ands	r2, r3
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	409a      	lsls	r2, r3
 800342c:	0013      	movs	r3, r2
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	23c0      	movs	r3, #192	@ 0xc0
 8003440:	029b      	lsls	r3, r3, #10
 8003442:	4013      	ands	r3, r2
 8003444:	d100      	bne.n	8003448 <HAL_GPIO_Init+0x174>
 8003446:	e092      	b.n	800356e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003448:	4a50      	ldr	r2, [pc, #320]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	089b      	lsrs	r3, r3, #2
 800344e:	3318      	adds	r3, #24
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	589b      	ldr	r3, [r3, r2]
 8003454:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2203      	movs	r2, #3
 800345a:	4013      	ands	r3, r2
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	220f      	movs	r2, #15
 8003460:	409a      	lsls	r2, r3
 8003462:	0013      	movs	r3, r2
 8003464:	43da      	mvns	r2, r3
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	23a0      	movs	r3, #160	@ 0xa0
 8003470:	05db      	lsls	r3, r3, #23
 8003472:	429a      	cmp	r2, r3
 8003474:	d013      	beq.n	800349e <HAL_GPIO_Init+0x1ca>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a45      	ldr	r2, [pc, #276]	@ (8003590 <HAL_GPIO_Init+0x2bc>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00d      	beq.n	800349a <HAL_GPIO_Init+0x1c6>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a44      	ldr	r2, [pc, #272]	@ (8003594 <HAL_GPIO_Init+0x2c0>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <HAL_GPIO_Init+0x1c2>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a43      	ldr	r2, [pc, #268]	@ (8003598 <HAL_GPIO_Init+0x2c4>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d101      	bne.n	8003492 <HAL_GPIO_Init+0x1be>
 800348e:	2303      	movs	r3, #3
 8003490:	e006      	b.n	80034a0 <HAL_GPIO_Init+0x1cc>
 8003492:	2305      	movs	r3, #5
 8003494:	e004      	b.n	80034a0 <HAL_GPIO_Init+0x1cc>
 8003496:	2302      	movs	r3, #2
 8003498:	e002      	b.n	80034a0 <HAL_GPIO_Init+0x1cc>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <HAL_GPIO_Init+0x1cc>
 800349e:	2300      	movs	r3, #0
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	2103      	movs	r1, #3
 80034a4:	400a      	ands	r2, r1
 80034a6:	00d2      	lsls	r2, r2, #3
 80034a8:	4093      	lsls	r3, r2
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80034b0:	4936      	ldr	r1, [pc, #216]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	089b      	lsrs	r3, r3, #2
 80034b6:	3318      	adds	r3, #24
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034be:	4b33      	ldr	r3, [pc, #204]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	43da      	mvns	r2, r3
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	2380      	movs	r3, #128	@ 0x80
 80034d4:	035b      	lsls	r3, r3, #13
 80034d6:	4013      	ands	r3, r2
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80034e2:	4b2a      	ldr	r3, [pc, #168]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80034e8:	4b28      	ldr	r3, [pc, #160]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	43da      	mvns	r2, r3
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	2380      	movs	r3, #128	@ 0x80
 80034fe:	039b      	lsls	r3, r3, #14
 8003500:	4013      	ands	r3, r2
 8003502:	d003      	beq.n	800350c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800350c:	4b1f      	ldr	r3, [pc, #124]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003512:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 8003514:	2384      	movs	r3, #132	@ 0x84
 8003516:	58d3      	ldr	r3, [r2, r3]
 8003518:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	43da      	mvns	r2, r3
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4013      	ands	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	2380      	movs	r3, #128	@ 0x80
 800352a:	029b      	lsls	r3, r3, #10
 800352c:	4013      	ands	r3, r2
 800352e:	d003      	beq.n	8003538 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	4313      	orrs	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003538:	4914      	ldr	r1, [pc, #80]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 800353a:	2284      	movs	r2, #132	@ 0x84
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003540:	4a12      	ldr	r2, [pc, #72]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 8003542:	2380      	movs	r3, #128	@ 0x80
 8003544:	58d3      	ldr	r3, [r2, r3]
 8003546:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	43da      	mvns	r2, r3
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	025b      	lsls	r3, r3, #9
 800355a:	4013      	ands	r3, r2
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4313      	orrs	r3, r2
 8003564:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003566:	4909      	ldr	r1, [pc, #36]	@ (800358c <HAL_GPIO_Init+0x2b8>)
 8003568:	2280      	movs	r2, #128	@ 0x80
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	3301      	adds	r3, #1
 8003572:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	40da      	lsrs	r2, r3
 800357c:	1e13      	subs	r3, r2, #0
 800357e:	d000      	beq.n	8003582 <HAL_GPIO_Init+0x2ae>
 8003580:	e6b0      	b.n	80032e4 <HAL_GPIO_Init+0x10>
  }
}
 8003582:	46c0      	nop			@ (mov r8, r8)
 8003584:	46c0      	nop			@ (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	b006      	add	sp, #24
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40021800 	.word	0x40021800
 8003590:	50000400 	.word	0x50000400
 8003594:	50000800 	.word	0x50000800
 8003598:	50000c00 	.word	0x50000c00

0800359c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	0008      	movs	r0, r1
 80035a6:	0011      	movs	r1, r2
 80035a8:	1cbb      	adds	r3, r7, #2
 80035aa:	1c02      	adds	r2, r0, #0
 80035ac:	801a      	strh	r2, [r3, #0]
 80035ae:	1c7b      	adds	r3, r7, #1
 80035b0:	1c0a      	adds	r2, r1, #0
 80035b2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035b4:	1c7b      	adds	r3, r7, #1
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d004      	beq.n	80035c6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035bc:	1cbb      	adds	r3, r7, #2
 80035be:	881a      	ldrh	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035c4:	e003      	b.n	80035ce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035c6:	1cbb      	adds	r3, r7, #2
 80035c8:	881a      	ldrh	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	46bd      	mov	sp, r7
 80035d2:	b002      	add	sp, #8
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b084      	sub	sp, #16
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
 80035de:	000a      	movs	r2, r1
 80035e0:	1cbb      	adds	r3, r7, #2
 80035e2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035ea:	1cbb      	adds	r3, r7, #2
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	4013      	ands	r3, r2
 80035f2:	041a      	lsls	r2, r3, #16
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	1cb9      	adds	r1, r7, #2
 80035fa:	8809      	ldrh	r1, [r1, #0]
 80035fc:	400b      	ands	r3, r1
 80035fe:	431a      	orrs	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	619a      	str	r2, [r3, #24]
}
 8003604:	46c0      	nop			@ (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	b004      	add	sp, #16
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003614:	4b19      	ldr	r3, [pc, #100]	@ (800367c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a19      	ldr	r2, [pc, #100]	@ (8003680 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800361a:	4013      	ands	r3, r2
 800361c:	0019      	movs	r1, r3
 800361e:	4b17      	ldr	r3, [pc, #92]	@ (800367c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	430a      	orrs	r2, r1
 8003624:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	2380      	movs	r3, #128	@ 0x80
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	429a      	cmp	r2, r3
 800362e:	d11f      	bne.n	8003670 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003630:	4b14      	ldr	r3, [pc, #80]	@ (8003684 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	0013      	movs	r3, r2
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	189b      	adds	r3, r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4912      	ldr	r1, [pc, #72]	@ (8003688 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800363e:	0018      	movs	r0, r3
 8003640:	f7fc fd5e 	bl	8000100 <__udivsi3>
 8003644:	0003      	movs	r3, r0
 8003646:	3301      	adds	r3, #1
 8003648:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800364a:	e008      	b.n	800365e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	3b01      	subs	r3, #1
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	e001      	b.n	800365e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e009      	b.n	8003672 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800365e:	4b07      	ldr	r3, [pc, #28]	@ (800367c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003660:	695a      	ldr	r2, [r3, #20]
 8003662:	2380      	movs	r3, #128	@ 0x80
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	401a      	ands	r2, r3
 8003668:	2380      	movs	r3, #128	@ 0x80
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	429a      	cmp	r2, r3
 800366e:	d0ed      	beq.n	800364c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	0018      	movs	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	b004      	add	sp, #16
 8003678:	bd80      	pop	{r7, pc}
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	40007000 	.word	0x40007000
 8003680:	fffff9ff 	.word	0xfffff9ff
 8003684:	20000004 	.word	0x20000004
 8003688:	000f4240 	.word	0x000f4240

0800368c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003690:	4b03      	ldr	r3, [pc, #12]	@ (80036a0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	23e0      	movs	r3, #224	@ 0xe0
 8003696:	01db      	lsls	r3, r3, #7
 8003698:	4013      	ands	r3, r2
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000

080036a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b088      	sub	sp, #32
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e2f3      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2201      	movs	r2, #1
 80036bc:	4013      	ands	r3, r2
 80036be:	d100      	bne.n	80036c2 <HAL_RCC_OscConfig+0x1e>
 80036c0:	e07c      	b.n	80037bc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036c2:	4bc3      	ldr	r3, [pc, #780]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	2238      	movs	r2, #56	@ 0x38
 80036c8:	4013      	ands	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036cc:	4bc0      	ldr	r3, [pc, #768]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	2203      	movs	r2, #3
 80036d2:	4013      	ands	r3, r2
 80036d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	2b10      	cmp	r3, #16
 80036da:	d102      	bne.n	80036e2 <HAL_RCC_OscConfig+0x3e>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d002      	beq.n	80036e8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	2b08      	cmp	r3, #8
 80036e6:	d10b      	bne.n	8003700 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036e8:	4bb9      	ldr	r3, [pc, #740]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	2380      	movs	r3, #128	@ 0x80
 80036ee:	029b      	lsls	r3, r3, #10
 80036f0:	4013      	ands	r3, r2
 80036f2:	d062      	beq.n	80037ba <HAL_RCC_OscConfig+0x116>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d15e      	bne.n	80037ba <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e2ce      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	2380      	movs	r3, #128	@ 0x80
 8003706:	025b      	lsls	r3, r3, #9
 8003708:	429a      	cmp	r2, r3
 800370a:	d107      	bne.n	800371c <HAL_RCC_OscConfig+0x78>
 800370c:	4bb0      	ldr	r3, [pc, #704]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4baf      	ldr	r3, [pc, #700]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003712:	2180      	movs	r1, #128	@ 0x80
 8003714:	0249      	lsls	r1, r1, #9
 8003716:	430a      	orrs	r2, r1
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	e020      	b.n	800375e <HAL_RCC_OscConfig+0xba>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	23a0      	movs	r3, #160	@ 0xa0
 8003722:	02db      	lsls	r3, r3, #11
 8003724:	429a      	cmp	r2, r3
 8003726:	d10e      	bne.n	8003746 <HAL_RCC_OscConfig+0xa2>
 8003728:	4ba9      	ldr	r3, [pc, #676]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	4ba8      	ldr	r3, [pc, #672]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800372e:	2180      	movs	r1, #128	@ 0x80
 8003730:	02c9      	lsls	r1, r1, #11
 8003732:	430a      	orrs	r2, r1
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	4ba6      	ldr	r3, [pc, #664]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4ba5      	ldr	r3, [pc, #660]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800373c:	2180      	movs	r1, #128	@ 0x80
 800373e:	0249      	lsls	r1, r1, #9
 8003740:	430a      	orrs	r2, r1
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e00b      	b.n	800375e <HAL_RCC_OscConfig+0xba>
 8003746:	4ba2      	ldr	r3, [pc, #648]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	4ba1      	ldr	r3, [pc, #644]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800374c:	49a1      	ldr	r1, [pc, #644]	@ (80039d4 <HAL_RCC_OscConfig+0x330>)
 800374e:	400a      	ands	r2, r1
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	4b9f      	ldr	r3, [pc, #636]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	4b9e      	ldr	r3, [pc, #632]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003758:	499f      	ldr	r1, [pc, #636]	@ (80039d8 <HAL_RCC_OscConfig+0x334>)
 800375a:	400a      	ands	r2, r1
 800375c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d014      	beq.n	8003790 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003766:	f7fd fdd1 	bl	800130c <HAL_GetTick>
 800376a:	0003      	movs	r3, r0
 800376c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003770:	f7fd fdcc 	bl	800130c <HAL_GetTick>
 8003774:	0002      	movs	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b64      	cmp	r3, #100	@ 0x64
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e28d      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003782:	4b93      	ldr	r3, [pc, #588]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	2380      	movs	r3, #128	@ 0x80
 8003788:	029b      	lsls	r3, r3, #10
 800378a:	4013      	ands	r3, r2
 800378c:	d0f0      	beq.n	8003770 <HAL_RCC_OscConfig+0xcc>
 800378e:	e015      	b.n	80037bc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003790:	f7fd fdbc 	bl	800130c <HAL_GetTick>
 8003794:	0003      	movs	r3, r0
 8003796:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379a:	f7fd fdb7 	bl	800130c <HAL_GetTick>
 800379e:	0002      	movs	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b64      	cmp	r3, #100	@ 0x64
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e278      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037ac:	4b88      	ldr	r3, [pc, #544]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	2380      	movs	r3, #128	@ 0x80
 80037b2:	029b      	lsls	r3, r3, #10
 80037b4:	4013      	ands	r3, r2
 80037b6:	d1f0      	bne.n	800379a <HAL_RCC_OscConfig+0xf6>
 80037b8:	e000      	b.n	80037bc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ba:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2202      	movs	r2, #2
 80037c2:	4013      	ands	r3, r2
 80037c4:	d100      	bne.n	80037c8 <HAL_RCC_OscConfig+0x124>
 80037c6:	e099      	b.n	80038fc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037c8:	4b81      	ldr	r3, [pc, #516]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	2238      	movs	r2, #56	@ 0x38
 80037ce:	4013      	ands	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037d2:	4b7f      	ldr	r3, [pc, #508]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2203      	movs	r2, #3
 80037d8:	4013      	ands	r3, r2
 80037da:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	2b10      	cmp	r3, #16
 80037e0:	d102      	bne.n	80037e8 <HAL_RCC_OscConfig+0x144>
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d002      	beq.n	80037ee <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d135      	bne.n	800385a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037ee:	4b78      	ldr	r3, [pc, #480]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	2380      	movs	r3, #128	@ 0x80
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	4013      	ands	r3, r2
 80037f8:	d005      	beq.n	8003806 <HAL_RCC_OscConfig+0x162>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e24b      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003806:	4b72      	ldr	r3, [pc, #456]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	4a74      	ldr	r2, [pc, #464]	@ (80039dc <HAL_RCC_OscConfig+0x338>)
 800380c:	4013      	ands	r3, r2
 800380e:	0019      	movs	r1, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	021a      	lsls	r2, r3, #8
 8003816:	4b6e      	ldr	r3, [pc, #440]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003818:	430a      	orrs	r2, r1
 800381a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d112      	bne.n	8003848 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003822:	4b6b      	ldr	r3, [pc, #428]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a6e      	ldr	r2, [pc, #440]	@ (80039e0 <HAL_RCC_OscConfig+0x33c>)
 8003828:	4013      	ands	r3, r2
 800382a:	0019      	movs	r1, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	4b67      	ldr	r3, [pc, #412]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003832:	430a      	orrs	r2, r1
 8003834:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003836:	4b66      	ldr	r3, [pc, #408]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	0adb      	lsrs	r3, r3, #11
 800383c:	2207      	movs	r2, #7
 800383e:	4013      	ands	r3, r2
 8003840:	4a68      	ldr	r2, [pc, #416]	@ (80039e4 <HAL_RCC_OscConfig+0x340>)
 8003842:	40da      	lsrs	r2, r3
 8003844:	4b68      	ldr	r3, [pc, #416]	@ (80039e8 <HAL_RCC_OscConfig+0x344>)
 8003846:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003848:	4b68      	ldr	r3, [pc, #416]	@ (80039ec <HAL_RCC_OscConfig+0x348>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	0018      	movs	r0, r3
 800384e:	f7fd fd01 	bl	8001254 <HAL_InitTick>
 8003852:	1e03      	subs	r3, r0, #0
 8003854:	d051      	beq.n	80038fa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e221      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d030      	beq.n	80038c4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003862:	4b5b      	ldr	r3, [pc, #364]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a5e      	ldr	r2, [pc, #376]	@ (80039e0 <HAL_RCC_OscConfig+0x33c>)
 8003868:	4013      	ands	r3, r2
 800386a:	0019      	movs	r1, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	4b57      	ldr	r3, [pc, #348]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003872:	430a      	orrs	r2, r1
 8003874:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003876:	4b56      	ldr	r3, [pc, #344]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	4b55      	ldr	r3, [pc, #340]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800387c:	2180      	movs	r1, #128	@ 0x80
 800387e:	0049      	lsls	r1, r1, #1
 8003880:	430a      	orrs	r2, r1
 8003882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003884:	f7fd fd42 	bl	800130c <HAL_GetTick>
 8003888:	0003      	movs	r3, r0
 800388a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800388e:	f7fd fd3d 	bl	800130c <HAL_GetTick>
 8003892:	0002      	movs	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e1fe      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038a0:	4b4b      	ldr	r3, [pc, #300]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	2380      	movs	r3, #128	@ 0x80
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	4013      	ands	r3, r2
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ac:	4b48      	ldr	r3, [pc, #288]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	4a4a      	ldr	r2, [pc, #296]	@ (80039dc <HAL_RCC_OscConfig+0x338>)
 80038b2:	4013      	ands	r3, r2
 80038b4:	0019      	movs	r1, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	021a      	lsls	r2, r3, #8
 80038bc:	4b44      	ldr	r3, [pc, #272]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80038be:	430a      	orrs	r2, r1
 80038c0:	605a      	str	r2, [r3, #4]
 80038c2:	e01b      	b.n	80038fc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80038c4:	4b42      	ldr	r3, [pc, #264]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	4b41      	ldr	r3, [pc, #260]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80038ca:	4949      	ldr	r1, [pc, #292]	@ (80039f0 <HAL_RCC_OscConfig+0x34c>)
 80038cc:	400a      	ands	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7fd fd1c 	bl	800130c <HAL_GetTick>
 80038d4:	0003      	movs	r3, r0
 80038d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038d8:	e008      	b.n	80038ec <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038da:	f7fd fd17 	bl	800130c <HAL_GetTick>
 80038de:	0002      	movs	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e1d8      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038ec:	4b38      	ldr	r3, [pc, #224]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	2380      	movs	r3, #128	@ 0x80
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4013      	ands	r3, r2
 80038f6:	d1f0      	bne.n	80038da <HAL_RCC_OscConfig+0x236>
 80038f8:	e000      	b.n	80038fc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038fa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2208      	movs	r2, #8
 8003902:	4013      	ands	r3, r2
 8003904:	d047      	beq.n	8003996 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003906:	4b32      	ldr	r3, [pc, #200]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2238      	movs	r2, #56	@ 0x38
 800390c:	4013      	ands	r3, r2
 800390e:	2b18      	cmp	r3, #24
 8003910:	d10a      	bne.n	8003928 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003912:	4b2f      	ldr	r3, [pc, #188]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003916:	2202      	movs	r2, #2
 8003918:	4013      	ands	r3, r2
 800391a:	d03c      	beq.n	8003996 <HAL_RCC_OscConfig+0x2f2>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d138      	bne.n	8003996 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e1ba      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d019      	beq.n	8003964 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003930:	4b27      	ldr	r3, [pc, #156]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003932:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003934:	4b26      	ldr	r3, [pc, #152]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003936:	2101      	movs	r1, #1
 8003938:	430a      	orrs	r2, r1
 800393a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393c:	f7fd fce6 	bl	800130c <HAL_GetTick>
 8003940:	0003      	movs	r3, r0
 8003942:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003944:	e008      	b.n	8003958 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003946:	f7fd fce1 	bl	800130c <HAL_GetTick>
 800394a:	0002      	movs	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e1a2      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003958:	4b1d      	ldr	r3, [pc, #116]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800395a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395c:	2202      	movs	r2, #2
 800395e:	4013      	ands	r3, r2
 8003960:	d0f1      	beq.n	8003946 <HAL_RCC_OscConfig+0x2a2>
 8003962:	e018      	b.n	8003996 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003964:	4b1a      	ldr	r3, [pc, #104]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 8003966:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003968:	4b19      	ldr	r3, [pc, #100]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800396a:	2101      	movs	r1, #1
 800396c:	438a      	bics	r2, r1
 800396e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003970:	f7fd fccc 	bl	800130c <HAL_GetTick>
 8003974:	0003      	movs	r3, r0
 8003976:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800397a:	f7fd fcc7 	bl	800130c <HAL_GetTick>
 800397e:	0002      	movs	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e188      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800398c:	4b10      	ldr	r3, [pc, #64]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 800398e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003990:	2202      	movs	r2, #2
 8003992:	4013      	ands	r3, r2
 8003994:	d1f1      	bne.n	800397a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2204      	movs	r2, #4
 800399c:	4013      	ands	r3, r2
 800399e:	d100      	bne.n	80039a2 <HAL_RCC_OscConfig+0x2fe>
 80039a0:	e0c6      	b.n	8003b30 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039a2:	231f      	movs	r3, #31
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	2200      	movs	r2, #0
 80039a8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80039aa:	4b09      	ldr	r3, [pc, #36]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2238      	movs	r2, #56	@ 0x38
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b20      	cmp	r3, #32
 80039b4:	d11e      	bne.n	80039f4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80039b6:	4b06      	ldr	r3, [pc, #24]	@ (80039d0 <HAL_RCC_OscConfig+0x32c>)
 80039b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ba:	2202      	movs	r2, #2
 80039bc:	4013      	ands	r3, r2
 80039be:	d100      	bne.n	80039c2 <HAL_RCC_OscConfig+0x31e>
 80039c0:	e0b6      	b.n	8003b30 <HAL_RCC_OscConfig+0x48c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d000      	beq.n	80039cc <HAL_RCC_OscConfig+0x328>
 80039ca:	e0b1      	b.n	8003b30 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e166      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
 80039d0:	40021000 	.word	0x40021000
 80039d4:	fffeffff 	.word	0xfffeffff
 80039d8:	fffbffff 	.word	0xfffbffff
 80039dc:	ffff80ff 	.word	0xffff80ff
 80039e0:	ffffc7ff 	.word	0xffffc7ff
 80039e4:	00f42400 	.word	0x00f42400
 80039e8:	20000004 	.word	0x20000004
 80039ec:	20000008 	.word	0x20000008
 80039f0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039f4:	4bac      	ldr	r3, [pc, #688]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 80039f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039f8:	2380      	movs	r3, #128	@ 0x80
 80039fa:	055b      	lsls	r3, r3, #21
 80039fc:	4013      	ands	r3, r2
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_OscConfig+0x360>
 8003a00:	2301      	movs	r3, #1
 8003a02:	e000      	b.n	8003a06 <HAL_RCC_OscConfig+0x362>
 8003a04:	2300      	movs	r3, #0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d011      	beq.n	8003a2e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a0a:	4ba7      	ldr	r3, [pc, #668]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a0e:	4ba6      	ldr	r3, [pc, #664]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a10:	2180      	movs	r1, #128	@ 0x80
 8003a12:	0549      	lsls	r1, r1, #21
 8003a14:	430a      	orrs	r2, r1
 8003a16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a18:	4ba3      	ldr	r3, [pc, #652]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a1c:	2380      	movs	r3, #128	@ 0x80
 8003a1e:	055b      	lsls	r3, r3, #21
 8003a20:	4013      	ands	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003a26:	231f      	movs	r3, #31
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a2e:	4b9f      	ldr	r3, [pc, #636]	@ (8003cac <HAL_RCC_OscConfig+0x608>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	2380      	movs	r3, #128	@ 0x80
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4013      	ands	r3, r2
 8003a38:	d11a      	bne.n	8003a70 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a3a:	4b9c      	ldr	r3, [pc, #624]	@ (8003cac <HAL_RCC_OscConfig+0x608>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	4b9b      	ldr	r3, [pc, #620]	@ (8003cac <HAL_RCC_OscConfig+0x608>)
 8003a40:	2180      	movs	r1, #128	@ 0x80
 8003a42:	0049      	lsls	r1, r1, #1
 8003a44:	430a      	orrs	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003a48:	f7fd fc60 	bl	800130c <HAL_GetTick>
 8003a4c:	0003      	movs	r3, r0
 8003a4e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a52:	f7fd fc5b 	bl	800130c <HAL_GetTick>
 8003a56:	0002      	movs	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e11c      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a64:	4b91      	ldr	r3, [pc, #580]	@ (8003cac <HAL_RCC_OscConfig+0x608>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	2380      	movs	r3, #128	@ 0x80
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d106      	bne.n	8003a86 <HAL_RCC_OscConfig+0x3e2>
 8003a78:	4b8b      	ldr	r3, [pc, #556]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a7c:	4b8a      	ldr	r3, [pc, #552]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a7e:	2101      	movs	r1, #1
 8003a80:	430a      	orrs	r2, r1
 8003a82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a84:	e01c      	b.n	8003ac0 <HAL_RCC_OscConfig+0x41c>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	2b05      	cmp	r3, #5
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x404>
 8003a8e:	4b86      	ldr	r3, [pc, #536]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a92:	4b85      	ldr	r3, [pc, #532]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a94:	2104      	movs	r1, #4
 8003a96:	430a      	orrs	r2, r1
 8003a98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a9a:	4b83      	ldr	r3, [pc, #524]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003a9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a9e:	4b82      	ldr	r3, [pc, #520]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003aa6:	e00b      	b.n	8003ac0 <HAL_RCC_OscConfig+0x41c>
 8003aa8:	4b7f      	ldr	r3, [pc, #508]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003aaa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003aac:	4b7e      	ldr	r3, [pc, #504]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003aae:	2101      	movs	r1, #1
 8003ab0:	438a      	bics	r2, r1
 8003ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ab4:	4b7c      	ldr	r3, [pc, #496]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003ab6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ab8:	4b7b      	ldr	r3, [pc, #492]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003aba:	2104      	movs	r1, #4
 8003abc:	438a      	bics	r2, r1
 8003abe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d014      	beq.n	8003af2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7fd fc20 	bl	800130c <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad0:	e009      	b.n	8003ae6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad2:	f7fd fc1b 	bl	800130c <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	4a74      	ldr	r2, [pc, #464]	@ (8003cb0 <HAL_RCC_OscConfig+0x60c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e0db      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ae6:	4b70      	ldr	r3, [pc, #448]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aea:	2202      	movs	r2, #2
 8003aec:	4013      	ands	r3, r2
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x42e>
 8003af0:	e013      	b.n	8003b1a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af2:	f7fd fc0b 	bl	800130c <HAL_GetTick>
 8003af6:	0003      	movs	r3, r0
 8003af8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003afa:	e009      	b.n	8003b10 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003afc:	f7fd fc06 	bl	800130c <HAL_GetTick>
 8003b00:	0002      	movs	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb0 <HAL_RCC_OscConfig+0x60c>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e0c6      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b10:	4b65      	ldr	r3, [pc, #404]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b14:	2202      	movs	r2, #2
 8003b16:	4013      	ands	r3, r2
 8003b18:	d1f0      	bne.n	8003afc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b1a:	231f      	movs	r3, #31
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d105      	bne.n	8003b30 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003b24:	4b60      	ldr	r3, [pc, #384]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b28:	4b5f      	ldr	r3, [pc, #380]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b2a:	4962      	ldr	r1, [pc, #392]	@ (8003cb4 <HAL_RCC_OscConfig+0x610>)
 8003b2c:	400a      	ands	r2, r1
 8003b2e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	69db      	ldr	r3, [r3, #28]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d100      	bne.n	8003b3a <HAL_RCC_OscConfig+0x496>
 8003b38:	e0b0      	b.n	8003c9c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	2238      	movs	r2, #56	@ 0x38
 8003b40:	4013      	ands	r3, r2
 8003b42:	2b10      	cmp	r3, #16
 8003b44:	d100      	bne.n	8003b48 <HAL_RCC_OscConfig+0x4a4>
 8003b46:	e078      	b.n	8003c3a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d153      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b50:	4b55      	ldr	r3, [pc, #340]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	4b54      	ldr	r3, [pc, #336]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b56:	4958      	ldr	r1, [pc, #352]	@ (8003cb8 <HAL_RCC_OscConfig+0x614>)
 8003b58:	400a      	ands	r2, r1
 8003b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5c:	f7fd fbd6 	bl	800130c <HAL_GetTick>
 8003b60:	0003      	movs	r3, r0
 8003b62:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b66:	f7fd fbd1 	bl	800130c <HAL_GetTick>
 8003b6a:	0002      	movs	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e092      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b78:	4b4b      	ldr	r3, [pc, #300]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	2380      	movs	r3, #128	@ 0x80
 8003b7e:	049b      	lsls	r3, r3, #18
 8003b80:	4013      	ands	r3, r2
 8003b82:	d1f0      	bne.n	8003b66 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b84:	4b48      	ldr	r3, [pc, #288]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	4a4c      	ldr	r2, [pc, #304]	@ (8003cbc <HAL_RCC_OscConfig+0x618>)
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	0019      	movs	r1, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1a      	ldr	r2, [r3, #32]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9c:	021b      	lsls	r3, r3, #8
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003baa:	431a      	orrs	r2, r3
 8003bac:	4b3e      	ldr	r3, [pc, #248]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bb8:	2180      	movs	r1, #128	@ 0x80
 8003bba:	0449      	lsls	r1, r1, #17
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003bc0:	4b39      	ldr	r3, [pc, #228]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bc2:	68da      	ldr	r2, [r3, #12]
 8003bc4:	4b38      	ldr	r3, [pc, #224]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bc6:	2180      	movs	r1, #128	@ 0x80
 8003bc8:	0549      	lsls	r1, r1, #21
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bce:	f7fd fb9d 	bl	800130c <HAL_GetTick>
 8003bd2:	0003      	movs	r3, r0
 8003bd4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fd fb98 	bl	800130c <HAL_GetTick>
 8003bdc:	0002      	movs	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e059      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bea:	4b2f      	ldr	r3, [pc, #188]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	2380      	movs	r3, #128	@ 0x80
 8003bf0:	049b      	lsls	r3, r3, #18
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	d0f0      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x534>
 8003bf6:	e051      	b.n	8003c9c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003bfe:	492e      	ldr	r1, [pc, #184]	@ (8003cb8 <HAL_RCC_OscConfig+0x614>)
 8003c00:	400a      	ands	r2, r1
 8003c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c04:	f7fd fb82 	bl	800130c <HAL_GetTick>
 8003c08:	0003      	movs	r3, r0
 8003c0a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0e:	f7fd fb7d 	bl	800130c <HAL_GetTick>
 8003c12:	0002      	movs	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e03e      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c20:	4b21      	ldr	r3, [pc, #132]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	2380      	movs	r3, #128	@ 0x80
 8003c26:	049b      	lsls	r3, r3, #18
 8003c28:	4013      	ands	r3, r2
 8003c2a:	d1f0      	bne.n	8003c0e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003c32:	4923      	ldr	r1, [pc, #140]	@ (8003cc0 <HAL_RCC_OscConfig+0x61c>)
 8003c34:	400a      	ands	r2, r1
 8003c36:	60da      	str	r2, [r3, #12]
 8003c38:	e030      	b.n	8003c9c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e02b      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003c46:	4b18      	ldr	r3, [pc, #96]	@ (8003ca8 <HAL_RCC_OscConfig+0x604>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2203      	movs	r2, #3
 8003c50:	401a      	ands	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d11e      	bne.n	8003c98 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	2270      	movs	r2, #112	@ 0x70
 8003c5e:	401a      	ands	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d117      	bne.n	8003c98 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	23fe      	movs	r3, #254	@ 0xfe
 8003c6c:	01db      	lsls	r3, r3, #7
 8003c6e:	401a      	ands	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c74:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d10e      	bne.n	8003c98 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	23f8      	movs	r3, #248	@ 0xf8
 8003c7e:	039b      	lsls	r3, r3, #14
 8003c80:	401a      	ands	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d106      	bne.n	8003c98 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	0f5b      	lsrs	r3, r3, #29
 8003c8e:	075a      	lsls	r2, r3, #29
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d001      	beq.n	8003c9c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e000      	b.n	8003c9e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b008      	add	sp, #32
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	40007000 	.word	0x40007000
 8003cb0:	00001388 	.word	0x00001388
 8003cb4:	efffffff 	.word	0xefffffff
 8003cb8:	feffffff 	.word	0xfeffffff
 8003cbc:	1fc1808c 	.word	0x1fc1808c
 8003cc0:	effefffc 	.word	0xeffefffc

08003cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0e9      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b76      	ldr	r3, [pc, #472]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2207      	movs	r2, #7
 8003cde:	4013      	ands	r3, r2
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d91e      	bls.n	8003d24 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b73      	ldr	r3, [pc, #460]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2207      	movs	r2, #7
 8003cec:	4393      	bics	r3, r2
 8003cee:	0019      	movs	r1, r3
 8003cf0:	4b70      	ldr	r3, [pc, #448]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003cf8:	f7fd fb08 	bl	800130c <HAL_GetTick>
 8003cfc:	0003      	movs	r3, r0
 8003cfe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d00:	e009      	b.n	8003d16 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d02:	f7fd fb03 	bl	800130c <HAL_GetTick>
 8003d06:	0002      	movs	r2, r0
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	4a6a      	ldr	r2, [pc, #424]	@ (8003eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e0ca      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d16:	4b67      	ldr	r3, [pc, #412]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2207      	movs	r2, #7
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d1ee      	bne.n	8003d02 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2202      	movs	r2, #2
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d015      	beq.n	8003d5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2204      	movs	r2, #4
 8003d34:	4013      	ands	r3, r2
 8003d36:	d006      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d38:	4b60      	ldr	r3, [pc, #384]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	4b5f      	ldr	r3, [pc, #380]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d3e:	21e0      	movs	r1, #224	@ 0xe0
 8003d40:	01c9      	lsls	r1, r1, #7
 8003d42:	430a      	orrs	r2, r1
 8003d44:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d46:	4b5d      	ldr	r3, [pc, #372]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1fc>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	0019      	movs	r1, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	4b59      	ldr	r3, [pc, #356]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d56:	430a      	orrs	r2, r1
 8003d58:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	4013      	ands	r3, r2
 8003d62:	d057      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d6c:	4b53      	ldr	r3, [pc, #332]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	029b      	lsls	r3, r3, #10
 8003d74:	4013      	ands	r3, r2
 8003d76:	d12b      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e097      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d107      	bne.n	8003d94 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d84:	4b4d      	ldr	r3, [pc, #308]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	2380      	movs	r3, #128	@ 0x80
 8003d8a:	049b      	lsls	r3, r3, #18
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d11f      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e08b      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d9c:	4b47      	ldr	r3, [pc, #284]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	2380      	movs	r3, #128	@ 0x80
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	4013      	ands	r3, r2
 8003da6:	d113      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e07f      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d106      	bne.n	8003dc2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003db4:	4b41      	ldr	r3, [pc, #260]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db8:	2202      	movs	r2, #2
 8003dba:	4013      	ands	r3, r2
 8003dbc:	d108      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e074      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d101      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e06d      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003dd0:	4b3a      	ldr	r3, [pc, #232]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	2207      	movs	r2, #7
 8003dd6:	4393      	bics	r3, r2
 8003dd8:	0019      	movs	r1, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	4b37      	ldr	r3, [pc, #220]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003de0:	430a      	orrs	r2, r1
 8003de2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003de4:	f7fd fa92 	bl	800130c <HAL_GetTick>
 8003de8:	0003      	movs	r3, r0
 8003dea:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dec:	e009      	b.n	8003e02 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dee:	f7fd fa8d 	bl	800130c <HAL_GetTick>
 8003df2:	0002      	movs	r2, r0
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	4a2f      	ldr	r2, [pc, #188]	@ (8003eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e054      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e02:	4b2e      	ldr	r3, [pc, #184]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2238      	movs	r2, #56	@ 0x38
 8003e08:	401a      	ands	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d1ec      	bne.n	8003dee <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e14:	4b27      	ldr	r3, [pc, #156]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2207      	movs	r2, #7
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d21e      	bcs.n	8003e60 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e22:	4b24      	ldr	r3, [pc, #144]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2207      	movs	r2, #7
 8003e28:	4393      	bics	r3, r2
 8003e2a:	0019      	movs	r1, r3
 8003e2c:	4b21      	ldr	r3, [pc, #132]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	430a      	orrs	r2, r1
 8003e32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e34:	f7fd fa6a 	bl	800130c <HAL_GetTick>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e3c:	e009      	b.n	8003e52 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e3e:	f7fd fa65 	bl	800130c <HAL_GetTick>
 8003e42:	0002      	movs	r2, r0
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e02c      	b.n	8003eac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e52:	4b18      	ldr	r3, [pc, #96]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2207      	movs	r2, #7
 8003e58:	4013      	ands	r3, r2
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d1ee      	bne.n	8003e3e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2204      	movs	r2, #4
 8003e66:	4013      	ands	r3, r2
 8003e68:	d009      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6a:	4b14      	ldr	r3, [pc, #80]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4a15      	ldr	r2, [pc, #84]	@ (8003ec4 <HAL_RCC_ClockConfig+0x200>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	0019      	movs	r1, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	4b10      	ldr	r3, [pc, #64]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003e7e:	f000 f829 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8003e82:	0001      	movs	r1, r0
 8003e84:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	0a1b      	lsrs	r3, r3, #8
 8003e8a:	220f      	movs	r2, #15
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec8 <HAL_RCC_ClockConfig+0x204>)
 8003e90:	0092      	lsls	r2, r2, #2
 8003e92:	58d3      	ldr	r3, [r2, r3]
 8003e94:	221f      	movs	r2, #31
 8003e96:	4013      	ands	r3, r2
 8003e98:	000a      	movs	r2, r1
 8003e9a:	40da      	lsrs	r2, r3
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003ecc <HAL_RCC_ClockConfig+0x208>)
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_RCC_ClockConfig+0x20c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f7fd f9d5 	bl	8001254 <HAL_InitTick>
 8003eaa:	0003      	movs	r3, r0
}
 8003eac:	0018      	movs	r0, r3
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	b004      	add	sp, #16
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40022000 	.word	0x40022000
 8003eb8:	00001388 	.word	0x00001388
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	fffff0ff 	.word	0xfffff0ff
 8003ec4:	ffff8fff 	.word	0xffff8fff
 8003ec8:	080062ac 	.word	0x080062ac
 8003ecc:	20000004 	.word	0x20000004
 8003ed0:	20000008 	.word	0x20000008

08003ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eda:	4b3c      	ldr	r3, [pc, #240]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	2238      	movs	r2, #56	@ 0x38
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	d10f      	bne.n	8003f04 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003ee4:	4b39      	ldr	r3, [pc, #228]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	0adb      	lsrs	r3, r3, #11
 8003eea:	2207      	movs	r2, #7
 8003eec:	4013      	ands	r3, r2
 8003eee:	2201      	movs	r2, #1
 8003ef0:	409a      	lsls	r2, r3
 8003ef2:	0013      	movs	r3, r2
 8003ef4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003ef6:	6839      	ldr	r1, [r7, #0]
 8003ef8:	4835      	ldr	r0, [pc, #212]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003efa:	f7fc f901 	bl	8000100 <__udivsi3>
 8003efe:	0003      	movs	r3, r0
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	e05d      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f04:	4b31      	ldr	r3, [pc, #196]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2238      	movs	r2, #56	@ 0x38
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d102      	bne.n	8003f16 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f10:	4b30      	ldr	r3, [pc, #192]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f12:	613b      	str	r3, [r7, #16]
 8003f14:	e054      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f16:	4b2d      	ldr	r3, [pc, #180]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2238      	movs	r2, #56	@ 0x38
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	2b10      	cmp	r3, #16
 8003f20:	d138      	bne.n	8003f94 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003f22:	4b2a      	ldr	r3, [pc, #168]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	2203      	movs	r2, #3
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f2c:	4b27      	ldr	r3, [pc, #156]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	091b      	lsrs	r3, r3, #4
 8003f32:	2207      	movs	r2, #7
 8003f34:	4013      	ands	r3, r2
 8003f36:	3301      	adds	r3, #1
 8003f38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2b03      	cmp	r3, #3
 8003f3e:	d10d      	bne.n	8003f5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f40:	68b9      	ldr	r1, [r7, #8]
 8003f42:	4824      	ldr	r0, [pc, #144]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f44:	f7fc f8dc 	bl	8000100 <__udivsi3>
 8003f48:	0003      	movs	r3, r0
 8003f4a:	0019      	movs	r1, r3
 8003f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	0a1b      	lsrs	r3, r3, #8
 8003f52:	227f      	movs	r2, #127	@ 0x7f
 8003f54:	4013      	ands	r3, r2
 8003f56:	434b      	muls	r3, r1
 8003f58:	617b      	str	r3, [r7, #20]
        break;
 8003f5a:	e00d      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003f5c:	68b9      	ldr	r1, [r7, #8]
 8003f5e:	481c      	ldr	r0, [pc, #112]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f60:	f7fc f8ce 	bl	8000100 <__udivsi3>
 8003f64:	0003      	movs	r3, r0
 8003f66:	0019      	movs	r1, r3
 8003f68:	4b18      	ldr	r3, [pc, #96]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	0a1b      	lsrs	r3, r3, #8
 8003f6e:	227f      	movs	r2, #127	@ 0x7f
 8003f70:	4013      	ands	r3, r2
 8003f72:	434b      	muls	r3, r1
 8003f74:	617b      	str	r3, [r7, #20]
        break;
 8003f76:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003f78:	4b14      	ldr	r3, [pc, #80]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	0f5b      	lsrs	r3, r3, #29
 8003f7e:	2207      	movs	r2, #7
 8003f80:	4013      	ands	r3, r2
 8003f82:	3301      	adds	r3, #1
 8003f84:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	6978      	ldr	r0, [r7, #20]
 8003f8a:	f7fc f8b9 	bl	8000100 <__udivsi3>
 8003f8e:	0003      	movs	r3, r0
 8003f90:	613b      	str	r3, [r7, #16]
 8003f92:	e015      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003f94:	4b0d      	ldr	r3, [pc, #52]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2238      	movs	r2, #56	@ 0x38
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b20      	cmp	r3, #32
 8003f9e:	d103      	bne.n	8003fa8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003fa0:	2380      	movs	r3, #128	@ 0x80
 8003fa2:	021b      	lsls	r3, r3, #8
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	e00b      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003fa8:	4b08      	ldr	r3, [pc, #32]	@ (8003fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	2238      	movs	r2, #56	@ 0x38
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b18      	cmp	r3, #24
 8003fb2:	d103      	bne.n	8003fbc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003fb4:	23fa      	movs	r3, #250	@ 0xfa
 8003fb6:	01db      	lsls	r3, r3, #7
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	e001      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003fc0:	693b      	ldr	r3, [r7, #16]
}
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b006      	add	sp, #24
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	46c0      	nop			@ (mov r8, r8)
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	00f42400 	.word	0x00f42400
 8003fd4:	007a1200 	.word	0x007a1200

08003fd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fdc:	4b02      	ldr	r3, [pc, #8]	@ (8003fe8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fde:	681b      	ldr	r3, [r3, #0]
}
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	46c0      	nop			@ (mov r8, r8)
 8003fe8:	20000004 	.word	0x20000004

08003fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fec:	b5b0      	push	{r4, r5, r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003ff0:	f7ff fff2 	bl	8003fd8 <HAL_RCC_GetHCLKFreq>
 8003ff4:	0004      	movs	r4, r0
 8003ff6:	f7ff fb49 	bl	800368c <LL_RCC_GetAPB1Prescaler>
 8003ffa:	0003      	movs	r3, r0
 8003ffc:	0b1a      	lsrs	r2, r3, #12
 8003ffe:	4b05      	ldr	r3, [pc, #20]	@ (8004014 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004000:	0092      	lsls	r2, r2, #2
 8004002:	58d3      	ldr	r3, [r2, r3]
 8004004:	221f      	movs	r2, #31
 8004006:	4013      	ands	r3, r2
 8004008:	40dc      	lsrs	r4, r3
 800400a:	0023      	movs	r3, r4
}
 800400c:	0018      	movs	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	bdb0      	pop	{r4, r5, r7, pc}
 8004012:	46c0      	nop			@ (mov r8, r8)
 8004014:	080062ec 	.word	0x080062ec

08004018 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004020:	2313      	movs	r3, #19
 8004022:	18fb      	adds	r3, r7, r3
 8004024:	2200      	movs	r2, #0
 8004026:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004028:	2312      	movs	r3, #18
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	029b      	lsls	r3, r3, #10
 8004038:	4013      	ands	r3, r2
 800403a:	d100      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800403c:	e0a3      	b.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800403e:	2011      	movs	r0, #17
 8004040:	183b      	adds	r3, r7, r0
 8004042:	2200      	movs	r2, #0
 8004044:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004046:	4b7f      	ldr	r3, [pc, #508]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004048:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800404a:	2380      	movs	r3, #128	@ 0x80
 800404c:	055b      	lsls	r3, r3, #21
 800404e:	4013      	ands	r3, r2
 8004050:	d110      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004052:	4b7c      	ldr	r3, [pc, #496]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004054:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004056:	4b7b      	ldr	r3, [pc, #492]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004058:	2180      	movs	r1, #128	@ 0x80
 800405a:	0549      	lsls	r1, r1, #21
 800405c:	430a      	orrs	r2, r1
 800405e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004060:	4b78      	ldr	r3, [pc, #480]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004062:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004064:	2380      	movs	r3, #128	@ 0x80
 8004066:	055b      	lsls	r3, r3, #21
 8004068:	4013      	ands	r3, r2
 800406a:	60bb      	str	r3, [r7, #8]
 800406c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800406e:	183b      	adds	r3, r7, r0
 8004070:	2201      	movs	r2, #1
 8004072:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004074:	4b74      	ldr	r3, [pc, #464]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	4b73      	ldr	r3, [pc, #460]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800407a:	2180      	movs	r1, #128	@ 0x80
 800407c:	0049      	lsls	r1, r1, #1
 800407e:	430a      	orrs	r2, r1
 8004080:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004082:	f7fd f943 	bl	800130c <HAL_GetTick>
 8004086:	0003      	movs	r3, r0
 8004088:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800408a:	e00b      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408c:	f7fd f93e 	bl	800130c <HAL_GetTick>
 8004090:	0002      	movs	r2, r0
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d904      	bls.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800409a:	2313      	movs	r3, #19
 800409c:	18fb      	adds	r3, r7, r3
 800409e:	2203      	movs	r2, #3
 80040a0:	701a      	strb	r2, [r3, #0]
        break;
 80040a2:	e005      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040a4:	4b68      	ldr	r3, [pc, #416]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	2380      	movs	r3, #128	@ 0x80
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	4013      	ands	r3, r2
 80040ae:	d0ed      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80040b0:	2313      	movs	r3, #19
 80040b2:	18fb      	adds	r3, r7, r3
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d154      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040ba:	4b62      	ldr	r3, [pc, #392]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040be:	23c0      	movs	r3, #192	@ 0xc0
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4013      	ands	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d019      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d014      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040da:	4a5c      	ldr	r2, [pc, #368]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80040dc:	4013      	ands	r3, r2
 80040de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040e0:	4b58      	ldr	r3, [pc, #352]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040e4:	4b57      	ldr	r3, [pc, #348]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040e6:	2180      	movs	r1, #128	@ 0x80
 80040e8:	0249      	lsls	r1, r1, #9
 80040ea:	430a      	orrs	r2, r1
 80040ec:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040ee:	4b55      	ldr	r3, [pc, #340]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040f2:	4b54      	ldr	r3, [pc, #336]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040f4:	4956      	ldr	r1, [pc, #344]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80040f6:	400a      	ands	r2, r1
 80040f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040fa:	4b52      	ldr	r3, [pc, #328]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2201      	movs	r2, #1
 8004104:	4013      	ands	r3, r2
 8004106:	d016      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004108:	f7fd f900 	bl	800130c <HAL_GetTick>
 800410c:	0003      	movs	r3, r0
 800410e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004110:	e00c      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004112:	f7fd f8fb 	bl	800130c <HAL_GetTick>
 8004116:	0002      	movs	r2, r0
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	4a4d      	ldr	r2, [pc, #308]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d904      	bls.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004122:	2313      	movs	r3, #19
 8004124:	18fb      	adds	r3, r7, r3
 8004126:	2203      	movs	r2, #3
 8004128:	701a      	strb	r2, [r3, #0]
            break;
 800412a:	e004      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800412c:	4b45      	ldr	r3, [pc, #276]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800412e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004130:	2202      	movs	r2, #2
 8004132:	4013      	ands	r3, r2
 8004134:	d0ed      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004136:	2313      	movs	r3, #19
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10a      	bne.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004140:	4b40      	ldr	r3, [pc, #256]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004144:	4a41      	ldr	r2, [pc, #260]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004146:	4013      	ands	r3, r2
 8004148:	0019      	movs	r1, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695a      	ldr	r2, [r3, #20]
 800414e:	4b3d      	ldr	r3, [pc, #244]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004150:	430a      	orrs	r2, r1
 8004152:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004154:	e00c      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004156:	2312      	movs	r3, #18
 8004158:	18fb      	adds	r3, r7, r3
 800415a:	2213      	movs	r2, #19
 800415c:	18ba      	adds	r2, r7, r2
 800415e:	7812      	ldrb	r2, [r2, #0]
 8004160:	701a      	strb	r2, [r3, #0]
 8004162:	e005      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004164:	2312      	movs	r3, #18
 8004166:	18fb      	adds	r3, r7, r3
 8004168:	2213      	movs	r2, #19
 800416a:	18ba      	adds	r2, r7, r2
 800416c:	7812      	ldrb	r2, [r2, #0]
 800416e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004170:	2311      	movs	r3, #17
 8004172:	18fb      	adds	r3, r7, r3
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d105      	bne.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800417a:	4b32      	ldr	r3, [pc, #200]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800417c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800417e:	4b31      	ldr	r3, [pc, #196]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004180:	4935      	ldr	r1, [pc, #212]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004182:	400a      	ands	r2, r1
 8004184:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2201      	movs	r2, #1
 800418c:	4013      	ands	r3, r2
 800418e:	d009      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004190:	4b2c      	ldr	r3, [pc, #176]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004194:	2203      	movs	r2, #3
 8004196:	4393      	bics	r3, r2
 8004198:	0019      	movs	r1, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	4b29      	ldr	r3, [pc, #164]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041a0:	430a      	orrs	r2, r1
 80041a2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2220      	movs	r2, #32
 80041aa:	4013      	ands	r3, r2
 80041ac:	d009      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041ae:	4b25      	ldr	r3, [pc, #148]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b2:	4a2a      	ldr	r2, [pc, #168]	@ (800425c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	0019      	movs	r1, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	4b21      	ldr	r3, [pc, #132]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041be:	430a      	orrs	r2, r1
 80041c0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	2380      	movs	r3, #128	@ 0x80
 80041c8:	01db      	lsls	r3, r3, #7
 80041ca:	4013      	ands	r3, r2
 80041cc:	d015      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	0899      	lsrs	r1, r3, #2
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691a      	ldr	r2, [r3, #16]
 80041da:	4b1a      	ldr	r3, [pc, #104]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041dc:	430a      	orrs	r2, r1
 80041de:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	2380      	movs	r3, #128	@ 0x80
 80041e6:	05db      	lsls	r3, r3, #23
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d106      	bne.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80041ec:	4b15      	ldr	r3, [pc, #84]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041ee:	68da      	ldr	r2, [r3, #12]
 80041f0:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041f2:	2180      	movs	r1, #128	@ 0x80
 80041f4:	0249      	lsls	r1, r1, #9
 80041f6:	430a      	orrs	r2, r1
 80041f8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	2380      	movs	r3, #128	@ 0x80
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	4013      	ands	r3, r2
 8004204:	d016      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004206:	4b0f      	ldr	r3, [pc, #60]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420a:	4a15      	ldr	r2, [pc, #84]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800420c:	4013      	ands	r3, r2
 800420e:	0019      	movs	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	68da      	ldr	r2, [r3, #12]
 8004214:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004216:	430a      	orrs	r2, r1
 8004218:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	2380      	movs	r3, #128	@ 0x80
 8004220:	01db      	lsls	r3, r3, #7
 8004222:	429a      	cmp	r2, r3
 8004224:	d106      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004226:	4b07      	ldr	r3, [pc, #28]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004228:	68da      	ldr	r2, [r3, #12]
 800422a:	4b06      	ldr	r3, [pc, #24]	@ (8004244 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800422c:	2180      	movs	r1, #128	@ 0x80
 800422e:	0249      	lsls	r1, r1, #9
 8004230:	430a      	orrs	r2, r1
 8004232:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004234:	2312      	movs	r3, #18
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	781b      	ldrb	r3, [r3, #0]
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b006      	add	sp, #24
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	40021000 	.word	0x40021000
 8004248:	40007000 	.word	0x40007000
 800424c:	fffffcff 	.word	0xfffffcff
 8004250:	fffeffff 	.word	0xfffeffff
 8004254:	00001388 	.word	0x00001388
 8004258:	efffffff 	.word	0xefffffff
 800425c:	ffffcfff 	.word	0xffffcfff
 8004260:	ffff3fff 	.word	0xffff3fff

08004264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e04a      	b.n	800430c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	223d      	movs	r2, #61	@ 0x3d
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d107      	bne.n	8004292 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	223c      	movs	r2, #60	@ 0x3c
 8004286:	2100      	movs	r1, #0
 8004288:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	0018      	movs	r0, r3
 800428e:	f7fc fe71 	bl	8000f74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	223d      	movs	r2, #61	@ 0x3d
 8004296:	2102      	movs	r1, #2
 8004298:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3304      	adds	r3, #4
 80042a2:	0019      	movs	r1, r3
 80042a4:	0010      	movs	r0, r2
 80042a6:	f000 fac7 	bl	8004838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2248      	movs	r2, #72	@ 0x48
 80042ae:	2101      	movs	r1, #1
 80042b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	223e      	movs	r2, #62	@ 0x3e
 80042b6:	2101      	movs	r1, #1
 80042b8:	5499      	strb	r1, [r3, r2]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	223f      	movs	r2, #63	@ 0x3f
 80042be:	2101      	movs	r1, #1
 80042c0:	5499      	strb	r1, [r3, r2]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2240      	movs	r2, #64	@ 0x40
 80042c6:	2101      	movs	r1, #1
 80042c8:	5499      	strb	r1, [r3, r2]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2241      	movs	r2, #65	@ 0x41
 80042ce:	2101      	movs	r1, #1
 80042d0:	5499      	strb	r1, [r3, r2]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2242      	movs	r2, #66	@ 0x42
 80042d6:	2101      	movs	r1, #1
 80042d8:	5499      	strb	r1, [r3, r2]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2243      	movs	r2, #67	@ 0x43
 80042de:	2101      	movs	r1, #1
 80042e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2244      	movs	r2, #68	@ 0x44
 80042e6:	2101      	movs	r1, #1
 80042e8:	5499      	strb	r1, [r3, r2]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2245      	movs	r2, #69	@ 0x45
 80042ee:	2101      	movs	r1, #1
 80042f0:	5499      	strb	r1, [r3, r2]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2246      	movs	r2, #70	@ 0x46
 80042f6:	2101      	movs	r1, #1
 80042f8:	5499      	strb	r1, [r3, r2]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2247      	movs	r2, #71	@ 0x47
 80042fe:	2101      	movs	r1, #1
 8004300:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	223d      	movs	r2, #61	@ 0x3d
 8004306:	2101      	movs	r1, #1
 8004308:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	0018      	movs	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	b002      	add	sp, #8
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	223d      	movs	r2, #61	@ 0x3d
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	d001      	beq.n	800432c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e037      	b.n	800439c <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	223d      	movs	r2, #61	@ 0x3d
 8004330:	2102      	movs	r1, #2
 8004332:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68da      	ldr	r2, [r3, #12]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2101      	movs	r1, #1
 8004340:	430a      	orrs	r2, r1
 8004342:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a16      	ldr	r2, [pc, #88]	@ (80043a4 <HAL_TIM_Base_Start_IT+0x90>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d004      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x44>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a15      	ldr	r2, [pc, #84]	@ (80043a8 <HAL_TIM_Base_Start_IT+0x94>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d116      	bne.n	8004386 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	4a13      	ldr	r2, [pc, #76]	@ (80043ac <HAL_TIM_Base_Start_IT+0x98>)
 8004360:	4013      	ands	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b06      	cmp	r3, #6
 8004368:	d016      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x84>
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	2380      	movs	r3, #128	@ 0x80
 800436e:	025b      	lsls	r3, r3, #9
 8004370:	429a      	cmp	r2, r3
 8004372:	d011      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2101      	movs	r1, #1
 8004380:	430a      	orrs	r2, r1
 8004382:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004384:	e008      	b.n	8004398 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2101      	movs	r1, #1
 8004392:	430a      	orrs	r2, r1
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	e000      	b.n	800439a <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004398:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	0018      	movs	r0, r3
 800439e:	46bd      	mov	sp, r7
 80043a0:	b004      	add	sp, #16
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40012c00 	.word	0x40012c00
 80043a8:	40000400 	.word	0x40000400
 80043ac:	00010007 	.word	0x00010007

080043b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	2202      	movs	r2, #2
 80043cc:	4013      	ands	r3, r2
 80043ce:	d021      	beq.n	8004414 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2202      	movs	r2, #2
 80043d4:	4013      	ands	r3, r2
 80043d6:	d01d      	beq.n	8004414 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2203      	movs	r2, #3
 80043de:	4252      	negs	r2, r2
 80043e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	2203      	movs	r2, #3
 80043f0:	4013      	ands	r3, r2
 80043f2:	d004      	beq.n	80043fe <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	0018      	movs	r0, r3
 80043f8:	f000 fa06 	bl	8004808 <HAL_TIM_IC_CaptureCallback>
 80043fc:	e007      	b.n	800440e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0018      	movs	r0, r3
 8004402:	f000 f9f9 	bl	80047f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	0018      	movs	r0, r3
 800440a:	f000 fa05 	bl	8004818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	2204      	movs	r2, #4
 8004418:	4013      	ands	r3, r2
 800441a:	d022      	beq.n	8004462 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2204      	movs	r2, #4
 8004420:	4013      	ands	r3, r2
 8004422:	d01e      	beq.n	8004462 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2205      	movs	r2, #5
 800442a:	4252      	negs	r2, r2
 800442c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2202      	movs	r2, #2
 8004432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	699a      	ldr	r2, [r3, #24]
 800443a:	23c0      	movs	r3, #192	@ 0xc0
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4013      	ands	r3, r2
 8004440:	d004      	beq.n	800444c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	0018      	movs	r0, r3
 8004446:	f000 f9df 	bl	8004808 <HAL_TIM_IC_CaptureCallback>
 800444a:	e007      	b.n	800445c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	0018      	movs	r0, r3
 8004450:	f000 f9d2 	bl	80047f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	0018      	movs	r0, r3
 8004458:	f000 f9de 	bl	8004818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2208      	movs	r2, #8
 8004466:	4013      	ands	r3, r2
 8004468:	d021      	beq.n	80044ae <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2208      	movs	r2, #8
 800446e:	4013      	ands	r3, r2
 8004470:	d01d      	beq.n	80044ae <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2209      	movs	r2, #9
 8004478:	4252      	negs	r2, r2
 800447a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2204      	movs	r2, #4
 8004480:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	2203      	movs	r2, #3
 800448a:	4013      	ands	r3, r2
 800448c:	d004      	beq.n	8004498 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	0018      	movs	r0, r3
 8004492:	f000 f9b9 	bl	8004808 <HAL_TIM_IC_CaptureCallback>
 8004496:	e007      	b.n	80044a8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	0018      	movs	r0, r3
 800449c:	f000 f9ac 	bl	80047f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	0018      	movs	r0, r3
 80044a4:	f000 f9b8 	bl	8004818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2210      	movs	r2, #16
 80044b2:	4013      	ands	r3, r2
 80044b4:	d022      	beq.n	80044fc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2210      	movs	r2, #16
 80044ba:	4013      	ands	r3, r2
 80044bc:	d01e      	beq.n	80044fc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2211      	movs	r2, #17
 80044c4:	4252      	negs	r2, r2
 80044c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2208      	movs	r2, #8
 80044cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	69da      	ldr	r2, [r3, #28]
 80044d4:	23c0      	movs	r3, #192	@ 0xc0
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4013      	ands	r3, r2
 80044da:	d004      	beq.n	80044e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	0018      	movs	r0, r3
 80044e0:	f000 f992 	bl	8004808 <HAL_TIM_IC_CaptureCallback>
 80044e4:	e007      	b.n	80044f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f000 f985 	bl	80047f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	0018      	movs	r0, r3
 80044f2:	f000 f991 	bl	8004818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2201      	movs	r2, #1
 8004500:	4013      	ands	r3, r2
 8004502:	d00c      	beq.n	800451e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	4013      	ands	r3, r2
 800450a:	d008      	beq.n	800451e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2202      	movs	r2, #2
 8004512:	4252      	negs	r2, r2
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	0018      	movs	r0, r3
 800451a:	f7fc fc47 	bl	8000dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2280      	movs	r2, #128	@ 0x80
 8004522:	4013      	ands	r3, r2
 8004524:	d104      	bne.n	8004530 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	2380      	movs	r3, #128	@ 0x80
 800452a:	019b      	lsls	r3, r3, #6
 800452c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800452e:	d00b      	beq.n	8004548 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2280      	movs	r2, #128	@ 0x80
 8004534:	4013      	ands	r3, r2
 8004536:	d007      	beq.n	8004548 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1e      	ldr	r2, [pc, #120]	@ (80045b8 <HAL_TIM_IRQHandler+0x208>)
 800453e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	0018      	movs	r0, r3
 8004544:	f000 fb8e 	bl	8004c64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	2380      	movs	r3, #128	@ 0x80
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	4013      	ands	r3, r2
 8004550:	d00b      	beq.n	800456a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2280      	movs	r2, #128	@ 0x80
 8004556:	4013      	ands	r3, r2
 8004558:	d007      	beq.n	800456a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a17      	ldr	r2, [pc, #92]	@ (80045bc <HAL_TIM_IRQHandler+0x20c>)
 8004560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	0018      	movs	r0, r3
 8004566:	f000 fb85 	bl	8004c74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2240      	movs	r2, #64	@ 0x40
 800456e:	4013      	ands	r3, r2
 8004570:	d00c      	beq.n	800458c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2240      	movs	r2, #64	@ 0x40
 8004576:	4013      	ands	r3, r2
 8004578:	d008      	beq.n	800458c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2241      	movs	r2, #65	@ 0x41
 8004580:	4252      	negs	r2, r2
 8004582:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	0018      	movs	r0, r3
 8004588:	f000 f94e 	bl	8004828 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2220      	movs	r2, #32
 8004590:	4013      	ands	r3, r2
 8004592:	d00c      	beq.n	80045ae <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2220      	movs	r2, #32
 8004598:	4013      	ands	r3, r2
 800459a:	d008      	beq.n	80045ae <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2221      	movs	r2, #33	@ 0x21
 80045a2:	4252      	negs	r2, r2
 80045a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	0018      	movs	r0, r3
 80045aa:	f000 fb53 	bl	8004c54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045ae:	46c0      	nop			@ (mov r8, r8)
 80045b0:	46bd      	mov	sp, r7
 80045b2:	b004      	add	sp, #16
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	ffffdf7f 	.word	0xffffdf7f
 80045bc:	fffffeff 	.word	0xfffffeff

080045c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045ca:	230f      	movs	r3, #15
 80045cc:	18fb      	adds	r3, r7, r3
 80045ce:	2200      	movs	r2, #0
 80045d0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	223c      	movs	r2, #60	@ 0x3c
 80045d6:	5c9b      	ldrb	r3, [r3, r2]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d101      	bne.n	80045e0 <HAL_TIM_ConfigClockSource+0x20>
 80045dc:	2302      	movs	r3, #2
 80045de:	e0bc      	b.n	800475a <HAL_TIM_ConfigClockSource+0x19a>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	223c      	movs	r2, #60	@ 0x3c
 80045e4:	2101      	movs	r1, #1
 80045e6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	223d      	movs	r2, #61	@ 0x3d
 80045ec:	2102      	movs	r1, #2
 80045ee:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	4a5a      	ldr	r2, [pc, #360]	@ (8004764 <HAL_TIM_ConfigClockSource+0x1a4>)
 80045fc:	4013      	ands	r3, r2
 80045fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	4a59      	ldr	r2, [pc, #356]	@ (8004768 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004604:	4013      	ands	r3, r2
 8004606:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2280      	movs	r2, #128	@ 0x80
 8004616:	0192      	lsls	r2, r2, #6
 8004618:	4293      	cmp	r3, r2
 800461a:	d040      	beq.n	800469e <HAL_TIM_ConfigClockSource+0xde>
 800461c:	2280      	movs	r2, #128	@ 0x80
 800461e:	0192      	lsls	r2, r2, #6
 8004620:	4293      	cmp	r3, r2
 8004622:	d900      	bls.n	8004626 <HAL_TIM_ConfigClockSource+0x66>
 8004624:	e088      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 8004626:	2280      	movs	r2, #128	@ 0x80
 8004628:	0152      	lsls	r2, r2, #5
 800462a:	4293      	cmp	r3, r2
 800462c:	d100      	bne.n	8004630 <HAL_TIM_ConfigClockSource+0x70>
 800462e:	e088      	b.n	8004742 <HAL_TIM_ConfigClockSource+0x182>
 8004630:	2280      	movs	r2, #128	@ 0x80
 8004632:	0152      	lsls	r2, r2, #5
 8004634:	4293      	cmp	r3, r2
 8004636:	d900      	bls.n	800463a <HAL_TIM_ConfigClockSource+0x7a>
 8004638:	e07e      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 800463a:	2b70      	cmp	r3, #112	@ 0x70
 800463c:	d018      	beq.n	8004670 <HAL_TIM_ConfigClockSource+0xb0>
 800463e:	d900      	bls.n	8004642 <HAL_TIM_ConfigClockSource+0x82>
 8004640:	e07a      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 8004642:	2b60      	cmp	r3, #96	@ 0x60
 8004644:	d04f      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x126>
 8004646:	d900      	bls.n	800464a <HAL_TIM_ConfigClockSource+0x8a>
 8004648:	e076      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 800464a:	2b50      	cmp	r3, #80	@ 0x50
 800464c:	d03b      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x106>
 800464e:	d900      	bls.n	8004652 <HAL_TIM_ConfigClockSource+0x92>
 8004650:	e072      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 8004652:	2b40      	cmp	r3, #64	@ 0x40
 8004654:	d057      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x146>
 8004656:	d900      	bls.n	800465a <HAL_TIM_ConfigClockSource+0x9a>
 8004658:	e06e      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 800465a:	2b30      	cmp	r3, #48	@ 0x30
 800465c:	d063      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x166>
 800465e:	d86b      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 8004660:	2b20      	cmp	r3, #32
 8004662:	d060      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x166>
 8004664:	d868      	bhi.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
 8004666:	2b00      	cmp	r3, #0
 8004668:	d05d      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x166>
 800466a:	2b10      	cmp	r3, #16
 800466c:	d05b      	beq.n	8004726 <HAL_TIM_ConfigClockSource+0x166>
 800466e:	e063      	b.n	8004738 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004680:	f000 fa66 	bl	8004b50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2277      	movs	r2, #119	@ 0x77
 8004690:	4313      	orrs	r3, r2
 8004692:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	609a      	str	r2, [r3, #8]
      break;
 800469c:	e052      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046ae:	f000 fa4f 	bl	8004b50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689a      	ldr	r2, [r3, #8]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2180      	movs	r1, #128	@ 0x80
 80046be:	01c9      	lsls	r1, r1, #7
 80046c0:	430a      	orrs	r2, r1
 80046c2:	609a      	str	r2, [r3, #8]
      break;
 80046c4:	e03e      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046d2:	001a      	movs	r2, r3
 80046d4:	f000 f9c0 	bl	8004a58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2150      	movs	r1, #80	@ 0x50
 80046de:	0018      	movs	r0, r3
 80046e0:	f000 fa1a 	bl	8004b18 <TIM_ITRx_SetConfig>
      break;
 80046e4:	e02e      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046f2:	001a      	movs	r2, r3
 80046f4:	f000 f9de 	bl	8004ab4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2160      	movs	r1, #96	@ 0x60
 80046fe:	0018      	movs	r0, r3
 8004700:	f000 fa0a 	bl	8004b18 <TIM_ITRx_SetConfig>
      break;
 8004704:	e01e      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004712:	001a      	movs	r2, r3
 8004714:	f000 f9a0 	bl	8004a58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2140      	movs	r1, #64	@ 0x40
 800471e:	0018      	movs	r0, r3
 8004720:	f000 f9fa 	bl	8004b18 <TIM_ITRx_SetConfig>
      break;
 8004724:	e00e      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	0019      	movs	r1, r3
 8004730:	0010      	movs	r0, r2
 8004732:	f000 f9f1 	bl	8004b18 <TIM_ITRx_SetConfig>
      break;
 8004736:	e005      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004738:	230f      	movs	r3, #15
 800473a:	18fb      	adds	r3, r7, r3
 800473c:	2201      	movs	r2, #1
 800473e:	701a      	strb	r2, [r3, #0]
      break;
 8004740:	e000      	b.n	8004744 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004742:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	223d      	movs	r2, #61	@ 0x3d
 8004748:	2101      	movs	r1, #1
 800474a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	223c      	movs	r2, #60	@ 0x3c
 8004750:	2100      	movs	r1, #0
 8004752:	5499      	strb	r1, [r3, r2]

  return status;
 8004754:	230f      	movs	r3, #15
 8004756:	18fb      	adds	r3, r7, r3
 8004758:	781b      	ldrb	r3, [r3, #0]
}
 800475a:	0018      	movs	r0, r3
 800475c:	46bd      	mov	sp, r7
 800475e:	b004      	add	sp, #16
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			@ (mov r8, r8)
 8004764:	ffceff88 	.word	0xffceff88
 8004768:	ffff00ff 	.word	0xffff00ff

0800476c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	223c      	movs	r2, #60	@ 0x3c
 800477a:	5c9b      	ldrb	r3, [r3, r2]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d101      	bne.n	8004784 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004780:	2302      	movs	r3, #2
 8004782:	e032      	b.n	80047ea <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	223c      	movs	r2, #60	@ 0x3c
 8004788:	2101      	movs	r1, #1
 800478a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	223d      	movs	r2, #61	@ 0x3d
 8004790:	2102      	movs	r1, #2
 8004792:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	0011      	movs	r1, r2
 800479a:	0018      	movs	r0, r3
 800479c:	f000 f8c6 	bl	800492c <TIM_SlaveTimer_SetConfig>
 80047a0:	1e03      	subs	r3, r0, #0
 80047a2:	d009      	beq.n	80047b8 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	223d      	movs	r2, #61	@ 0x3d
 80047a8:	2101      	movs	r1, #1
 80047aa:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	223c      	movs	r2, #60	@ 0x3c
 80047b0:	2100      	movs	r1, #0
 80047b2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e018      	b.n	80047ea <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2140      	movs	r1, #64	@ 0x40
 80047c4:	438a      	bics	r2, r1
 80047c6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4908      	ldr	r1, [pc, #32]	@ (80047f4 <HAL_TIM_SlaveConfigSynchro+0x88>)
 80047d4:	400a      	ands	r2, r1
 80047d6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	223d      	movs	r2, #61	@ 0x3d
 80047dc:	2101      	movs	r1, #1
 80047de:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	223c      	movs	r2, #60	@ 0x3c
 80047e4:	2100      	movs	r1, #0
 80047e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	0018      	movs	r0, r3
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b002      	add	sp, #8
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	46c0      	nop			@ (mov r8, r8)
 80047f4:	ffffbfff 	.word	0xffffbfff

080047f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004800:	46c0      	nop			@ (mov r8, r8)
 8004802:	46bd      	mov	sp, r7
 8004804:	b002      	add	sp, #8
 8004806:	bd80      	pop	{r7, pc}

08004808 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004810:	46c0      	nop			@ (mov r8, r8)
 8004812:	46bd      	mov	sp, r7
 8004814:	b002      	add	sp, #8
 8004816:	bd80      	pop	{r7, pc}

08004818 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004820:	46c0      	nop			@ (mov r8, r8)
 8004822:	46bd      	mov	sp, r7
 8004824:	b002      	add	sp, #8
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004830:	46c0      	nop			@ (mov r8, r8)
 8004832:	46bd      	mov	sp, r7
 8004834:	b002      	add	sp, #8
 8004836:	bd80      	pop	{r7, pc}

08004838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a32      	ldr	r2, [pc, #200]	@ (8004914 <TIM_Base_SetConfig+0xdc>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d003      	beq.n	8004858 <TIM_Base_SetConfig+0x20>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a31      	ldr	r2, [pc, #196]	@ (8004918 <TIM_Base_SetConfig+0xe0>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d108      	bne.n	800486a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2270      	movs	r2, #112	@ 0x70
 800485c:	4393      	bics	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a29      	ldr	r2, [pc, #164]	@ (8004914 <TIM_Base_SetConfig+0xdc>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d00f      	beq.n	8004892 <TIM_Base_SetConfig+0x5a>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a28      	ldr	r2, [pc, #160]	@ (8004918 <TIM_Base_SetConfig+0xe0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00b      	beq.n	8004892 <TIM_Base_SetConfig+0x5a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a27      	ldr	r2, [pc, #156]	@ (800491c <TIM_Base_SetConfig+0xe4>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d007      	beq.n	8004892 <TIM_Base_SetConfig+0x5a>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a26      	ldr	r2, [pc, #152]	@ (8004920 <TIM_Base_SetConfig+0xe8>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_Base_SetConfig+0x5a>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a25      	ldr	r2, [pc, #148]	@ (8004924 <TIM_Base_SetConfig+0xec>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d108      	bne.n	80048a4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	4a24      	ldr	r2, [pc, #144]	@ (8004928 <TIM_Base_SetConfig+0xf0>)
 8004896:	4013      	ands	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2280      	movs	r2, #128	@ 0x80
 80048a8:	4393      	bics	r3, r2
 80048aa:	001a      	movs	r2, r3
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a11      	ldr	r2, [pc, #68]	@ (8004914 <TIM_Base_SetConfig+0xdc>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d007      	beq.n	80048e2 <TIM_Base_SetConfig+0xaa>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a12      	ldr	r2, [pc, #72]	@ (8004920 <TIM_Base_SetConfig+0xe8>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d003      	beq.n	80048e2 <TIM_Base_SetConfig+0xaa>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a11      	ldr	r2, [pc, #68]	@ (8004924 <TIM_Base_SetConfig+0xec>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d103      	bne.n	80048ea <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	2201      	movs	r2, #1
 80048f6:	4013      	ands	r3, r2
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d106      	bne.n	800490a <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	2201      	movs	r2, #1
 8004902:	4393      	bics	r3, r2
 8004904:	001a      	movs	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	611a      	str	r2, [r3, #16]
  }
}
 800490a:	46c0      	nop			@ (mov r8, r8)
 800490c:	46bd      	mov	sp, r7
 800490e:	b004      	add	sp, #16
 8004910:	bd80      	pop	{r7, pc}
 8004912:	46c0      	nop			@ (mov r8, r8)
 8004914:	40012c00 	.word	0x40012c00
 8004918:	40000400 	.word	0x40000400
 800491c:	40002000 	.word	0x40002000
 8004920:	40014400 	.word	0x40014400
 8004924:	40014800 	.word	0x40014800
 8004928:	fffffcff 	.word	0xfffffcff

0800492c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004936:	2317      	movs	r3, #23
 8004938:	18fb      	adds	r3, r7, r3
 800493a:	2200      	movs	r2, #0
 800493c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	4a41      	ldr	r2, [pc, #260]	@ (8004a50 <TIM_SlaveTimer_SetConfig+0x124>)
 800494a:	4013      	ands	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	4313      	orrs	r3, r2
 8004956:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	4a3e      	ldr	r2, [pc, #248]	@ (8004a54 <TIM_SlaveTimer_SetConfig+0x128>)
 800495c:	4013      	ands	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b70      	cmp	r3, #112	@ 0x70
 8004978:	d015      	beq.n	80049a6 <TIM_SlaveTimer_SetConfig+0x7a>
 800497a:	d900      	bls.n	800497e <TIM_SlaveTimer_SetConfig+0x52>
 800497c:	e05b      	b.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
 800497e:	2b60      	cmp	r3, #96	@ 0x60
 8004980:	d04f      	beq.n	8004a22 <TIM_SlaveTimer_SetConfig+0xf6>
 8004982:	d858      	bhi.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
 8004984:	2b50      	cmp	r3, #80	@ 0x50
 8004986:	d042      	beq.n	8004a0e <TIM_SlaveTimer_SetConfig+0xe2>
 8004988:	d855      	bhi.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
 800498a:	2b40      	cmp	r3, #64	@ 0x40
 800498c:	d016      	beq.n	80049bc <TIM_SlaveTimer_SetConfig+0x90>
 800498e:	d852      	bhi.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
 8004990:	2b30      	cmp	r3, #48	@ 0x30
 8004992:	d055      	beq.n	8004a40 <TIM_SlaveTimer_SetConfig+0x114>
 8004994:	d84f      	bhi.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
 8004996:	2b20      	cmp	r3, #32
 8004998:	d052      	beq.n	8004a40 <TIM_SlaveTimer_SetConfig+0x114>
 800499a:	d84c      	bhi.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
 800499c:	2b00      	cmp	r3, #0
 800499e:	d04f      	beq.n	8004a40 <TIM_SlaveTimer_SetConfig+0x114>
 80049a0:	2b10      	cmp	r3, #16
 80049a2:	d04d      	beq.n	8004a40 <TIM_SlaveTimer_SetConfig+0x114>
 80049a4:	e047      	b.n	8004a36 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80049b6:	f000 f8cb 	bl	8004b50 <TIM_ETR_SetConfig>
      break;
 80049ba:	e042      	b.n	8004a42 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b05      	cmp	r3, #5
 80049c2:	d101      	bne.n	80049c8 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e03f      	b.n	8004a48 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6a1a      	ldr	r2, [r3, #32]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2101      	movs	r1, #1
 80049dc:	438a      	bics	r2, r1
 80049de:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	22f0      	movs	r2, #240	@ 0xf0
 80049ec:	4393      	bics	r3, r2
 80049ee:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	621a      	str	r2, [r3, #32]
      break;
 8004a0c:	e019      	b.n	8004a42 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1a:	001a      	movs	r2, r3
 8004a1c:	f000 f81c 	bl	8004a58 <TIM_TI1_ConfigInputStage>
      break;
 8004a20:	e00f      	b.n	8004a42 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a2e:	001a      	movs	r2, r3
 8004a30:	f000 f840 	bl	8004ab4 <TIM_TI2_ConfigInputStage>
      break;
 8004a34:	e005      	b.n	8004a42 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004a36:	2317      	movs	r3, #23
 8004a38:	18fb      	adds	r3, r7, r3
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	701a      	strb	r2, [r3, #0]
      break;
 8004a3e:	e000      	b.n	8004a42 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8004a40:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8004a42:	2317      	movs	r3, #23
 8004a44:	18fb      	adds	r3, r7, r3
 8004a46:	781b      	ldrb	r3, [r3, #0]
}
 8004a48:	0018      	movs	r0, r3
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	b006      	add	sp, #24
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	ffcfff8f 	.word	0xffcfff8f
 8004a54:	fffefff8 	.word	0xfffefff8

08004a58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a1b      	ldr	r3, [r3, #32]
 8004a68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	4393      	bics	r3, r2
 8004a72:	001a      	movs	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	22f0      	movs	r2, #240	@ 0xf0
 8004a82:	4393      	bics	r3, r2
 8004a84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	220a      	movs	r2, #10
 8004a94:	4393      	bics	r3, r2
 8004a96:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	621a      	str	r2, [r3, #32]
}
 8004aac:	46c0      	nop			@ (mov r8, r8)
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	b006      	add	sp, #24
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	2210      	movs	r2, #16
 8004acc:	4393      	bics	r3, r2
 8004ace:	001a      	movs	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	4a0d      	ldr	r2, [pc, #52]	@ (8004b14 <TIM_TI2_ConfigInputStage+0x60>)
 8004ade:	4013      	ands	r3, r2
 8004ae0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	031b      	lsls	r3, r3, #12
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	22a0      	movs	r2, #160	@ 0xa0
 8004af0:	4393      	bics	r3, r2
 8004af2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	621a      	str	r2, [r3, #32]
}
 8004b0a:	46c0      	nop			@ (mov r8, r8)
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	b006      	add	sp, #24
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	46c0      	nop			@ (mov r8, r8)
 8004b14:	ffff0fff 	.word	0xffff0fff

08004b18 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	4a08      	ldr	r2, [pc, #32]	@ (8004b4c <TIM_ITRx_SetConfig+0x34>)
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	2207      	movs	r2, #7
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	609a      	str	r2, [r3, #8]
}
 8004b42:	46c0      	nop			@ (mov r8, r8)
 8004b44:	46bd      	mov	sp, r7
 8004b46:	b004      	add	sp, #16
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	46c0      	nop			@ (mov r8, r8)
 8004b4c:	ffcfff8f 	.word	0xffcfff8f

08004b50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
 8004b5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	4a09      	ldr	r2, [pc, #36]	@ (8004b8c <TIM_ETR_SetConfig+0x3c>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	021a      	lsls	r2, r3, #8
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	431a      	orrs	r2, r3
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	609a      	str	r2, [r3, #8]
}
 8004b84:	46c0      	nop			@ (mov r8, r8)
 8004b86:	46bd      	mov	sp, r7
 8004b88:	b006      	add	sp, #24
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	ffff00ff 	.word	0xffff00ff

08004b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	223c      	movs	r2, #60	@ 0x3c
 8004b9e:	5c9b      	ldrb	r3, [r3, r2]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e04a      	b.n	8004c3e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	223c      	movs	r2, #60	@ 0x3c
 8004bac:	2101      	movs	r1, #1
 8004bae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	223d      	movs	r2, #61	@ 0x3d
 8004bb4:	2102      	movs	r1, #2
 8004bb6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8004c48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d108      	bne.n	8004be4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8004c4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2270      	movs	r2, #112	@ 0x70
 8004be8:	4393      	bics	r3, r2
 8004bea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a11      	ldr	r2, [pc, #68]	@ (8004c48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d004      	beq.n	8004c12 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a10      	ldr	r2, [pc, #64]	@ (8004c50 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d10c      	bne.n	8004c2c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2280      	movs	r2, #128	@ 0x80
 8004c16:	4393      	bics	r3, r2
 8004c18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	223d      	movs	r2, #61	@ 0x3d
 8004c30:	2101      	movs	r1, #1
 8004c32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	223c      	movs	r2, #60	@ 0x3c
 8004c38:	2100      	movs	r1, #0
 8004c3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	0018      	movs	r0, r3
 8004c40:	46bd      	mov	sp, r7
 8004c42:	b004      	add	sp, #16
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	46c0      	nop			@ (mov r8, r8)
 8004c48:	40012c00 	.word	0x40012c00
 8004c4c:	ff0fffff 	.word	0xff0fffff
 8004c50:	40000400 	.word	0x40000400

08004c54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c5c:	46c0      	nop			@ (mov r8, r8)
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	b002      	add	sp, #8
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c6c:	46c0      	nop			@ (mov r8, r8)
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	b002      	add	sp, #8
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c7c:	46c0      	nop			@ (mov r8, r8)
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	b002      	add	sp, #8
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e046      	b.n	8004d24 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2288      	movs	r2, #136	@ 0x88
 8004c9a:	589b      	ldr	r3, [r3, r2]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d107      	bne.n	8004cb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2284      	movs	r2, #132	@ 0x84
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	0018      	movs	r0, r3
 8004cac:	f7fc f98a 	bl	8000fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2288      	movs	r2, #136	@ 0x88
 8004cb4:	2124      	movs	r1, #36	@ 0x24
 8004cb6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	438a      	bics	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f000 fe16 	bl	8005904 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	0018      	movs	r0, r3
 8004cdc:	f000 fca8 	bl	8005630 <UART_SetConfig>
 8004ce0:	0003      	movs	r3, r0
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d101      	bne.n	8004cea <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e01c      	b.n	8004d24 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	490d      	ldr	r1, [pc, #52]	@ (8004d2c <HAL_UART_Init+0xa8>)
 8004cf6:	400a      	ands	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	689a      	ldr	r2, [r3, #8]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	212a      	movs	r1, #42	@ 0x2a
 8004d06:	438a      	bics	r2, r1
 8004d08:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2101      	movs	r1, #1
 8004d16:	430a      	orrs	r2, r1
 8004d18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	f000 fea5 	bl	8005a6c <UART_CheckIdleState>
 8004d22:	0003      	movs	r3, r0
}
 8004d24:	0018      	movs	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b002      	add	sp, #8
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	ffffb7ff 	.word	0xffffb7ff

08004d30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b08a      	sub	sp, #40	@ 0x28
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	603b      	str	r3, [r7, #0]
 8004d3c:	1dbb      	adds	r3, r7, #6
 8004d3e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2288      	movs	r2, #136	@ 0x88
 8004d44:	589b      	ldr	r3, [r3, r2]
 8004d46:	2b20      	cmp	r3, #32
 8004d48:	d000      	beq.n	8004d4c <HAL_UART_Transmit+0x1c>
 8004d4a:	e090      	b.n	8004e6e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_UART_Transmit+0x2a>
 8004d52:	1dbb      	adds	r3, r7, #6
 8004d54:	881b      	ldrh	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e088      	b.n	8004e70 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689a      	ldr	r2, [r3, #8]
 8004d62:	2380      	movs	r3, #128	@ 0x80
 8004d64:	015b      	lsls	r3, r3, #5
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d109      	bne.n	8004d7e <HAL_UART_Transmit+0x4e>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d105      	bne.n	8004d7e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2201      	movs	r2, #1
 8004d76:	4013      	ands	r3, r2
 8004d78:	d001      	beq.n	8004d7e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e078      	b.n	8004e70 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2290      	movs	r2, #144	@ 0x90
 8004d82:	2100      	movs	r1, #0
 8004d84:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2288      	movs	r2, #136	@ 0x88
 8004d8a:	2121      	movs	r1, #33	@ 0x21
 8004d8c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d8e:	f7fc fabd 	bl	800130c <HAL_GetTick>
 8004d92:	0003      	movs	r3, r0
 8004d94:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	1dba      	adds	r2, r7, #6
 8004d9a:	2154      	movs	r1, #84	@ 0x54
 8004d9c:	8812      	ldrh	r2, [r2, #0]
 8004d9e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	1dba      	adds	r2, r7, #6
 8004da4:	2156      	movs	r1, #86	@ 0x56
 8004da6:	8812      	ldrh	r2, [r2, #0]
 8004da8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	2380      	movs	r3, #128	@ 0x80
 8004db0:	015b      	lsls	r3, r3, #5
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d108      	bne.n	8004dc8 <HAL_UART_Transmit+0x98>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d104      	bne.n	8004dc8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	61bb      	str	r3, [r7, #24]
 8004dc6:	e003      	b.n	8004dd0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dd0:	e030      	b.n	8004e34 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	0013      	movs	r3, r2
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2180      	movs	r1, #128	@ 0x80
 8004de0:	f000 feee 	bl	8005bc0 <UART_WaitOnFlagUntilTimeout>
 8004de4:	1e03      	subs	r3, r0, #0
 8004de6:	d005      	beq.n	8004df4 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2288      	movs	r2, #136	@ 0x88
 8004dec:	2120      	movs	r1, #32
 8004dee:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e03d      	b.n	8004e70 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10b      	bne.n	8004e12 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	881b      	ldrh	r3, [r3, #0]
 8004dfe:	001a      	movs	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	05d2      	lsls	r2, r2, #23
 8004e06:	0dd2      	lsrs	r2, r2, #23
 8004e08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	3302      	adds	r3, #2
 8004e0e:	61bb      	str	r3, [r7, #24]
 8004e10:	e007      	b.n	8004e22 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	781a      	ldrb	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2256      	movs	r2, #86	@ 0x56
 8004e26:	5a9b      	ldrh	r3, [r3, r2]
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b299      	uxth	r1, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2256      	movs	r2, #86	@ 0x56
 8004e32:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2256      	movs	r2, #86	@ 0x56
 8004e38:	5a9b      	ldrh	r3, [r3, r2]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1c8      	bne.n	8004dd2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	9300      	str	r3, [sp, #0]
 8004e48:	0013      	movs	r3, r2
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	2140      	movs	r1, #64	@ 0x40
 8004e4e:	f000 feb7 	bl	8005bc0 <UART_WaitOnFlagUntilTimeout>
 8004e52:	1e03      	subs	r3, r0, #0
 8004e54:	d005      	beq.n	8004e62 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2288      	movs	r2, #136	@ 0x88
 8004e5a:	2120      	movs	r1, #32
 8004e5c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e006      	b.n	8004e70 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2288      	movs	r2, #136	@ 0x88
 8004e66:	2120      	movs	r1, #32
 8004e68:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e000      	b.n	8004e70 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004e6e:	2302      	movs	r3, #2
  }
}
 8004e70:	0018      	movs	r0, r3
 8004e72:	46bd      	mov	sp, r7
 8004e74:	b008      	add	sp, #32
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b088      	sub	sp, #32
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	1dbb      	adds	r3, r7, #6
 8004e84:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2288      	movs	r2, #136	@ 0x88
 8004e8a:	589b      	ldr	r3, [r3, r2]
 8004e8c:	2b20      	cmp	r3, #32
 8004e8e:	d000      	beq.n	8004e92 <HAL_UART_Transmit_DMA+0x1a>
 8004e90:	e079      	b.n	8004f86 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <HAL_UART_Transmit_DMA+0x28>
 8004e98:	1dbb      	adds	r3, r7, #6
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e071      	b.n	8004f88 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	2380      	movs	r3, #128	@ 0x80
 8004eaa:	015b      	lsls	r3, r3, #5
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d109      	bne.n	8004ec4 <HAL_UART_Transmit_DMA+0x4c>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d105      	bne.n	8004ec4 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	d001      	beq.n	8004ec4 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e061      	b.n	8004f88 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	1dba      	adds	r2, r7, #6
 8004ece:	2154      	movs	r1, #84	@ 0x54
 8004ed0:	8812      	ldrh	r2, [r2, #0]
 8004ed2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1dba      	adds	r2, r7, #6
 8004ed8:	2156      	movs	r1, #86	@ 0x56
 8004eda:	8812      	ldrh	r2, [r2, #0]
 8004edc:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2290      	movs	r2, #144	@ 0x90
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2288      	movs	r2, #136	@ 0x88
 8004eea:	2121      	movs	r1, #33	@ 0x21
 8004eec:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d028      	beq.n	8004f48 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004efa:	4a25      	ldr	r2, [pc, #148]	@ (8004f90 <HAL_UART_Transmit_DMA+0x118>)
 8004efc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f02:	4a24      	ldr	r2, [pc, #144]	@ (8004f94 <HAL_UART_Transmit_DMA+0x11c>)
 8004f04:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f0a:	4a23      	ldr	r2, [pc, #140]	@ (8004f98 <HAL_UART_Transmit_DMA+0x120>)
 8004f0c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f12:	2200      	movs	r2, #0
 8004f14:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f1e:	0019      	movs	r1, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3328      	adds	r3, #40	@ 0x28
 8004f26:	001a      	movs	r2, r3
 8004f28:	1dbb      	adds	r3, r7, #6
 8004f2a:	881b      	ldrh	r3, [r3, #0]
 8004f2c:	f7fd ff3e 	bl	8002dac <HAL_DMA_Start_IT>
 8004f30:	1e03      	subs	r3, r0, #0
 8004f32:	d009      	beq.n	8004f48 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2290      	movs	r2, #144	@ 0x90
 8004f38:	2110      	movs	r1, #16
 8004f3a:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2288      	movs	r2, #136	@ 0x88
 8004f40:	2120      	movs	r1, #32
 8004f42:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e01f      	b.n	8004f88 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2240      	movs	r2, #64	@ 0x40
 8004f4e:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f50:	f3ef 8310 	mrs	r3, PRIMASK
 8004f54:	613b      	str	r3, [r7, #16]
  return(result);
 8004f56:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f58:	61fb      	str	r3, [r7, #28]
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f383 8810 	msr	PRIMASK, r3
}
 8004f64:	46c0      	nop			@ (mov r8, r8)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2180      	movs	r1, #128	@ 0x80
 8004f72:	430a      	orrs	r2, r1
 8004f74:	609a      	str	r2, [r3, #8]
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	f383 8810 	msr	PRIMASK, r3
}
 8004f80:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8004f82:	2300      	movs	r3, #0
 8004f84:	e000      	b.n	8004f88 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
  }
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b008      	add	sp, #32
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	08005ded 	.word	0x08005ded
 8004f94:	08005e85 	.word	0x08005e85
 8004f98:	08005ea3 	.word	0x08005ea3

08004f9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f9c:	b5b0      	push	{r4, r5, r7, lr}
 8004f9e:	b0aa      	sub	sp, #168	@ 0xa8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	22a4      	movs	r2, #164	@ 0xa4
 8004fac:	18b9      	adds	r1, r7, r2
 8004fae:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	20a0      	movs	r0, #160	@ 0xa0
 8004fb8:	1839      	adds	r1, r7, r0
 8004fba:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	249c      	movs	r4, #156	@ 0x9c
 8004fc4:	1939      	adds	r1, r7, r4
 8004fc6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004fc8:	0011      	movs	r1, r2
 8004fca:	18bb      	adds	r3, r7, r2
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4aa2      	ldr	r2, [pc, #648]	@ (8005258 <HAL_UART_IRQHandler+0x2bc>)
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	2298      	movs	r2, #152	@ 0x98
 8004fd4:	18bd      	adds	r5, r7, r2
 8004fd6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8004fd8:	18bb      	adds	r3, r7, r2
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d11a      	bne.n	8005016 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004fe0:	187b      	adds	r3, r7, r1
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d015      	beq.n	8005016 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004fea:	183b      	adds	r3, r7, r0
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d105      	bne.n	8005000 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004ff4:	193b      	adds	r3, r7, r4
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	2380      	movs	r3, #128	@ 0x80
 8004ffa:	055b      	lsls	r3, r3, #21
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	d00a      	beq.n	8005016 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005004:	2b00      	cmp	r3, #0
 8005006:	d100      	bne.n	800500a <HAL_UART_IRQHandler+0x6e>
 8005008:	e2dc      	b.n	80055c4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	0010      	movs	r0, r2
 8005012:	4798      	blx	r3
      }
      return;
 8005014:	e2d6      	b.n	80055c4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005016:	2398      	movs	r3, #152	@ 0x98
 8005018:	18fb      	adds	r3, r7, r3
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d100      	bne.n	8005022 <HAL_UART_IRQHandler+0x86>
 8005020:	e122      	b.n	8005268 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005022:	239c      	movs	r3, #156	@ 0x9c
 8005024:	18fb      	adds	r3, r7, r3
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a8c      	ldr	r2, [pc, #560]	@ (800525c <HAL_UART_IRQHandler+0x2c0>)
 800502a:	4013      	ands	r3, r2
 800502c:	d106      	bne.n	800503c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800502e:	23a0      	movs	r3, #160	@ 0xa0
 8005030:	18fb      	adds	r3, r7, r3
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a8a      	ldr	r2, [pc, #552]	@ (8005260 <HAL_UART_IRQHandler+0x2c4>)
 8005036:	4013      	ands	r3, r2
 8005038:	d100      	bne.n	800503c <HAL_UART_IRQHandler+0xa0>
 800503a:	e115      	b.n	8005268 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800503c:	23a4      	movs	r3, #164	@ 0xa4
 800503e:	18fb      	adds	r3, r7, r3
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2201      	movs	r2, #1
 8005044:	4013      	ands	r3, r2
 8005046:	d012      	beq.n	800506e <HAL_UART_IRQHandler+0xd2>
 8005048:	23a0      	movs	r3, #160	@ 0xa0
 800504a:	18fb      	adds	r3, r7, r3
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	2380      	movs	r3, #128	@ 0x80
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4013      	ands	r3, r2
 8005054:	d00b      	beq.n	800506e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2201      	movs	r2, #1
 800505c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2290      	movs	r2, #144	@ 0x90
 8005062:	589b      	ldr	r3, [r3, r2]
 8005064:	2201      	movs	r2, #1
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2190      	movs	r1, #144	@ 0x90
 800506c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800506e:	23a4      	movs	r3, #164	@ 0xa4
 8005070:	18fb      	adds	r3, r7, r3
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2202      	movs	r2, #2
 8005076:	4013      	ands	r3, r2
 8005078:	d011      	beq.n	800509e <HAL_UART_IRQHandler+0x102>
 800507a:	239c      	movs	r3, #156	@ 0x9c
 800507c:	18fb      	adds	r3, r7, r3
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2201      	movs	r2, #1
 8005082:	4013      	ands	r3, r2
 8005084:	d00b      	beq.n	800509e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2202      	movs	r2, #2
 800508c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2290      	movs	r2, #144	@ 0x90
 8005092:	589b      	ldr	r3, [r3, r2]
 8005094:	2204      	movs	r2, #4
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2190      	movs	r1, #144	@ 0x90
 800509c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800509e:	23a4      	movs	r3, #164	@ 0xa4
 80050a0:	18fb      	adds	r3, r7, r3
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2204      	movs	r2, #4
 80050a6:	4013      	ands	r3, r2
 80050a8:	d011      	beq.n	80050ce <HAL_UART_IRQHandler+0x132>
 80050aa:	239c      	movs	r3, #156	@ 0x9c
 80050ac:	18fb      	adds	r3, r7, r3
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2201      	movs	r2, #1
 80050b2:	4013      	ands	r3, r2
 80050b4:	d00b      	beq.n	80050ce <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2204      	movs	r2, #4
 80050bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2290      	movs	r2, #144	@ 0x90
 80050c2:	589b      	ldr	r3, [r3, r2]
 80050c4:	2202      	movs	r2, #2
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2190      	movs	r1, #144	@ 0x90
 80050cc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80050ce:	23a4      	movs	r3, #164	@ 0xa4
 80050d0:	18fb      	adds	r3, r7, r3
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2208      	movs	r2, #8
 80050d6:	4013      	ands	r3, r2
 80050d8:	d017      	beq.n	800510a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80050da:	23a0      	movs	r3, #160	@ 0xa0
 80050dc:	18fb      	adds	r3, r7, r3
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2220      	movs	r2, #32
 80050e2:	4013      	ands	r3, r2
 80050e4:	d105      	bne.n	80050f2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80050e6:	239c      	movs	r3, #156	@ 0x9c
 80050e8:	18fb      	adds	r3, r7, r3
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a5b      	ldr	r2, [pc, #364]	@ (800525c <HAL_UART_IRQHandler+0x2c0>)
 80050ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80050f0:	d00b      	beq.n	800510a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2208      	movs	r2, #8
 80050f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2290      	movs	r2, #144	@ 0x90
 80050fe:	589b      	ldr	r3, [r3, r2]
 8005100:	2208      	movs	r2, #8
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2190      	movs	r1, #144	@ 0x90
 8005108:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800510a:	23a4      	movs	r3, #164	@ 0xa4
 800510c:	18fb      	adds	r3, r7, r3
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	2380      	movs	r3, #128	@ 0x80
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	4013      	ands	r3, r2
 8005116:	d013      	beq.n	8005140 <HAL_UART_IRQHandler+0x1a4>
 8005118:	23a0      	movs	r3, #160	@ 0xa0
 800511a:	18fb      	adds	r3, r7, r3
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	2380      	movs	r3, #128	@ 0x80
 8005120:	04db      	lsls	r3, r3, #19
 8005122:	4013      	ands	r3, r2
 8005124:	d00c      	beq.n	8005140 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2280      	movs	r2, #128	@ 0x80
 800512c:	0112      	lsls	r2, r2, #4
 800512e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2290      	movs	r2, #144	@ 0x90
 8005134:	589b      	ldr	r3, [r3, r2]
 8005136:	2220      	movs	r2, #32
 8005138:	431a      	orrs	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2190      	movs	r1, #144	@ 0x90
 800513e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2290      	movs	r2, #144	@ 0x90
 8005144:	589b      	ldr	r3, [r3, r2]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d100      	bne.n	800514c <HAL_UART_IRQHandler+0x1b0>
 800514a:	e23d      	b.n	80055c8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800514c:	23a4      	movs	r3, #164	@ 0xa4
 800514e:	18fb      	adds	r3, r7, r3
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2220      	movs	r2, #32
 8005154:	4013      	ands	r3, r2
 8005156:	d015      	beq.n	8005184 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005158:	23a0      	movs	r3, #160	@ 0xa0
 800515a:	18fb      	adds	r3, r7, r3
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2220      	movs	r2, #32
 8005160:	4013      	ands	r3, r2
 8005162:	d106      	bne.n	8005172 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005164:	239c      	movs	r3, #156	@ 0x9c
 8005166:	18fb      	adds	r3, r7, r3
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	2380      	movs	r3, #128	@ 0x80
 800516c:	055b      	lsls	r3, r3, #21
 800516e:	4013      	ands	r3, r2
 8005170:	d008      	beq.n	8005184 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005176:	2b00      	cmp	r3, #0
 8005178:	d004      	beq.n	8005184 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	0010      	movs	r0, r2
 8005182:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2290      	movs	r2, #144	@ 0x90
 8005188:	589b      	ldr	r3, [r3, r2]
 800518a:	2194      	movs	r1, #148	@ 0x94
 800518c:	187a      	adds	r2, r7, r1
 800518e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	2240      	movs	r2, #64	@ 0x40
 8005198:	4013      	ands	r3, r2
 800519a:	2b40      	cmp	r3, #64	@ 0x40
 800519c:	d004      	beq.n	80051a8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800519e:	187b      	adds	r3, r7, r1
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2228      	movs	r2, #40	@ 0x28
 80051a4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051a6:	d04c      	beq.n	8005242 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	0018      	movs	r0, r3
 80051ac:	f000 fdb8 	bl	8005d20 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	2240      	movs	r2, #64	@ 0x40
 80051b8:	4013      	ands	r3, r2
 80051ba:	2b40      	cmp	r3, #64	@ 0x40
 80051bc:	d13c      	bne.n	8005238 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051be:	f3ef 8310 	mrs	r3, PRIMASK
 80051c2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80051c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051c6:	2090      	movs	r0, #144	@ 0x90
 80051c8:	183a      	adds	r2, r7, r0
 80051ca:	6013      	str	r3, [r2, #0]
 80051cc:	2301      	movs	r3, #1
 80051ce:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051d2:	f383 8810 	msr	PRIMASK, r3
}
 80051d6:	46c0      	nop			@ (mov r8, r8)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689a      	ldr	r2, [r3, #8]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2140      	movs	r1, #64	@ 0x40
 80051e4:	438a      	bics	r2, r1
 80051e6:	609a      	str	r2, [r3, #8]
 80051e8:	183b      	adds	r3, r7, r0
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051f0:	f383 8810 	msr	PRIMASK, r3
}
 80051f4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2280      	movs	r2, #128	@ 0x80
 80051fa:	589b      	ldr	r3, [r3, r2]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d016      	beq.n	800522e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2280      	movs	r2, #128	@ 0x80
 8005204:	589b      	ldr	r3, [r3, r2]
 8005206:	4a17      	ldr	r2, [pc, #92]	@ (8005264 <HAL_UART_IRQHandler+0x2c8>)
 8005208:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2280      	movs	r2, #128	@ 0x80
 800520e:	589b      	ldr	r3, [r3, r2]
 8005210:	0018      	movs	r0, r3
 8005212:	f7fd feb3 	bl	8002f7c <HAL_DMA_Abort_IT>
 8005216:	1e03      	subs	r3, r0, #0
 8005218:	d01c      	beq.n	8005254 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2280      	movs	r2, #128	@ 0x80
 800521e:	589b      	ldr	r3, [r3, r2]
 8005220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	2180      	movs	r1, #128	@ 0x80
 8005226:	5852      	ldr	r2, [r2, r1]
 8005228:	0010      	movs	r0, r2
 800522a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800522c:	e012      	b.n	8005254 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	0018      	movs	r0, r3
 8005232:	f000 f9e9 	bl	8005608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005236:	e00d      	b.n	8005254 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	0018      	movs	r0, r3
 800523c:	f000 f9e4 	bl	8005608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005240:	e008      	b.n	8005254 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	0018      	movs	r0, r3
 8005246:	f000 f9df 	bl	8005608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2290      	movs	r2, #144	@ 0x90
 800524e:	2100      	movs	r1, #0
 8005250:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005252:	e1b9      	b.n	80055c8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005254:	46c0      	nop			@ (mov r8, r8)
    return;
 8005256:	e1b7      	b.n	80055c8 <HAL_UART_IRQHandler+0x62c>
 8005258:	0000080f 	.word	0x0000080f
 800525c:	10000001 	.word	0x10000001
 8005260:	04000120 	.word	0x04000120
 8005264:	08005f29 	.word	0x08005f29

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800526c:	2b01      	cmp	r3, #1
 800526e:	d000      	beq.n	8005272 <HAL_UART_IRQHandler+0x2d6>
 8005270:	e13e      	b.n	80054f0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005272:	23a4      	movs	r3, #164	@ 0xa4
 8005274:	18fb      	adds	r3, r7, r3
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2210      	movs	r2, #16
 800527a:	4013      	ands	r3, r2
 800527c:	d100      	bne.n	8005280 <HAL_UART_IRQHandler+0x2e4>
 800527e:	e137      	b.n	80054f0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005280:	23a0      	movs	r3, #160	@ 0xa0
 8005282:	18fb      	adds	r3, r7, r3
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2210      	movs	r2, #16
 8005288:	4013      	ands	r3, r2
 800528a:	d100      	bne.n	800528e <HAL_UART_IRQHandler+0x2f2>
 800528c:	e130      	b.n	80054f0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2210      	movs	r2, #16
 8005294:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	2240      	movs	r2, #64	@ 0x40
 800529e:	4013      	ands	r3, r2
 80052a0:	2b40      	cmp	r3, #64	@ 0x40
 80052a2:	d000      	beq.n	80052a6 <HAL_UART_IRQHandler+0x30a>
 80052a4:	e0a4      	b.n	80053f0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2280      	movs	r2, #128	@ 0x80
 80052aa:	589b      	ldr	r3, [r3, r2]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	217e      	movs	r1, #126	@ 0x7e
 80052b2:	187b      	adds	r3, r7, r1
 80052b4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80052b6:	187b      	adds	r3, r7, r1
 80052b8:	881b      	ldrh	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d100      	bne.n	80052c0 <HAL_UART_IRQHandler+0x324>
 80052be:	e185      	b.n	80055cc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	225c      	movs	r2, #92	@ 0x5c
 80052c4:	5a9b      	ldrh	r3, [r3, r2]
 80052c6:	187a      	adds	r2, r7, r1
 80052c8:	8812      	ldrh	r2, [r2, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d300      	bcc.n	80052d0 <HAL_UART_IRQHandler+0x334>
 80052ce:	e17d      	b.n	80055cc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	187a      	adds	r2, r7, r1
 80052d4:	215e      	movs	r1, #94	@ 0x5e
 80052d6:	8812      	ldrh	r2, [r2, #0]
 80052d8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2280      	movs	r2, #128	@ 0x80
 80052de:	589b      	ldr	r3, [r3, r2]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2220      	movs	r2, #32
 80052e6:	4013      	ands	r3, r2
 80052e8:	d170      	bne.n	80053cc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052ea:	f3ef 8310 	mrs	r3, PRIMASK
 80052ee:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80052f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052f4:	2301      	movs	r3, #1
 80052f6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052fa:	f383 8810 	msr	PRIMASK, r3
}
 80052fe:	46c0      	nop			@ (mov r8, r8)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	49b4      	ldr	r1, [pc, #720]	@ (80055dc <HAL_UART_IRQHandler+0x640>)
 800530c:	400a      	ands	r2, r1
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005312:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005316:	f383 8810 	msr	PRIMASK, r3
}
 800531a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800531c:	f3ef 8310 	mrs	r3, PRIMASK
 8005320:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005324:	677b      	str	r3, [r7, #116]	@ 0x74
 8005326:	2301      	movs	r3, #1
 8005328:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800532a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800532c:	f383 8810 	msr	PRIMASK, r3
}
 8005330:	46c0      	nop			@ (mov r8, r8)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2101      	movs	r1, #1
 800533e:	438a      	bics	r2, r1
 8005340:	609a      	str	r2, [r3, #8]
 8005342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005344:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005346:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005348:	f383 8810 	msr	PRIMASK, r3
}
 800534c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800534e:	f3ef 8310 	mrs	r3, PRIMASK
 8005352:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005354:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005356:	673b      	str	r3, [r7, #112]	@ 0x70
 8005358:	2301      	movs	r3, #1
 800535a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800535c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800535e:	f383 8810 	msr	PRIMASK, r3
}
 8005362:	46c0      	nop			@ (mov r8, r8)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689a      	ldr	r2, [r3, #8]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2140      	movs	r1, #64	@ 0x40
 8005370:	438a      	bics	r2, r1
 8005372:	609a      	str	r2, [r3, #8]
 8005374:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005376:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005378:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800537a:	f383 8810 	msr	PRIMASK, r3
}
 800537e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	228c      	movs	r2, #140	@ 0x8c
 8005384:	2120      	movs	r1, #32
 8005386:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800538e:	f3ef 8310 	mrs	r3, PRIMASK
 8005392:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005394:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005396:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005398:	2301      	movs	r3, #1
 800539a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800539c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800539e:	f383 8810 	msr	PRIMASK, r3
}
 80053a2:	46c0      	nop			@ (mov r8, r8)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2110      	movs	r1, #16
 80053b0:	438a      	bics	r2, r1
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053ba:	f383 8810 	msr	PRIMASK, r3
}
 80053be:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2280      	movs	r2, #128	@ 0x80
 80053c4:	589b      	ldr	r3, [r3, r2]
 80053c6:	0018      	movs	r0, r3
 80053c8:	f7fd fd76 	bl	8002eb8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	225c      	movs	r2, #92	@ 0x5c
 80053d6:	5a9a      	ldrh	r2, [r3, r2]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	215e      	movs	r1, #94	@ 0x5e
 80053dc:	5a5b      	ldrh	r3, [r3, r1]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	b29a      	uxth	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	0011      	movs	r1, r2
 80053e8:	0018      	movs	r0, r3
 80053ea:	f000 f915 	bl	8005618 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80053ee:	e0ed      	b.n	80055cc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	225c      	movs	r2, #92	@ 0x5c
 80053f4:	5a99      	ldrh	r1, [r3, r2]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	225e      	movs	r2, #94	@ 0x5e
 80053fa:	5a9b      	ldrh	r3, [r3, r2]
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	208e      	movs	r0, #142	@ 0x8e
 8005400:	183b      	adds	r3, r7, r0
 8005402:	1a8a      	subs	r2, r1, r2
 8005404:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	225e      	movs	r2, #94	@ 0x5e
 800540a:	5a9b      	ldrh	r3, [r3, r2]
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d100      	bne.n	8005414 <HAL_UART_IRQHandler+0x478>
 8005412:	e0dd      	b.n	80055d0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005414:	183b      	adds	r3, r7, r0
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d100      	bne.n	800541e <HAL_UART_IRQHandler+0x482>
 800541c:	e0d8      	b.n	80055d0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800541e:	f3ef 8310 	mrs	r3, PRIMASK
 8005422:	60fb      	str	r3, [r7, #12]
  return(result);
 8005424:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005426:	2488      	movs	r4, #136	@ 0x88
 8005428:	193a      	adds	r2, r7, r4
 800542a:	6013      	str	r3, [r2, #0]
 800542c:	2301      	movs	r3, #1
 800542e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f383 8810 	msr	PRIMASK, r3
}
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4967      	ldr	r1, [pc, #412]	@ (80055e0 <HAL_UART_IRQHandler+0x644>)
 8005444:	400a      	ands	r2, r1
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	193b      	adds	r3, r7, r4
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f383 8810 	msr	PRIMASK, r3
}
 8005454:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005456:	f3ef 8310 	mrs	r3, PRIMASK
 800545a:	61bb      	str	r3, [r7, #24]
  return(result);
 800545c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800545e:	2484      	movs	r4, #132	@ 0x84
 8005460:	193a      	adds	r2, r7, r4
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	2301      	movs	r3, #1
 8005466:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	f383 8810 	msr	PRIMASK, r3
}
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	495a      	ldr	r1, [pc, #360]	@ (80055e4 <HAL_UART_IRQHandler+0x648>)
 800547c:	400a      	ands	r2, r1
 800547e:	609a      	str	r2, [r3, #8]
 8005480:	193b      	adds	r3, r7, r4
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	f383 8810 	msr	PRIMASK, r3
}
 800548c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	228c      	movs	r2, #140	@ 0x8c
 8005492:	2120      	movs	r1, #32
 8005494:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054a2:	f3ef 8310 	mrs	r3, PRIMASK
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054aa:	2480      	movs	r4, #128	@ 0x80
 80054ac:	193a      	adds	r2, r7, r4
 80054ae:	6013      	str	r3, [r2, #0]
 80054b0:	2301      	movs	r3, #1
 80054b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	f383 8810 	msr	PRIMASK, r3
}
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2110      	movs	r1, #16
 80054c8:	438a      	bics	r2, r1
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	193b      	adds	r3, r7, r4
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d4:	f383 8810 	msr	PRIMASK, r3
}
 80054d8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2202      	movs	r2, #2
 80054de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054e0:	183b      	adds	r3, r7, r0
 80054e2:	881a      	ldrh	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	0011      	movs	r1, r2
 80054e8:	0018      	movs	r0, r3
 80054ea:	f000 f895 	bl	8005618 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054ee:	e06f      	b.n	80055d0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80054f0:	23a4      	movs	r3, #164	@ 0xa4
 80054f2:	18fb      	adds	r3, r7, r3
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	2380      	movs	r3, #128	@ 0x80
 80054f8:	035b      	lsls	r3, r3, #13
 80054fa:	4013      	ands	r3, r2
 80054fc:	d010      	beq.n	8005520 <HAL_UART_IRQHandler+0x584>
 80054fe:	239c      	movs	r3, #156	@ 0x9c
 8005500:	18fb      	adds	r3, r7, r3
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	2380      	movs	r3, #128	@ 0x80
 8005506:	03db      	lsls	r3, r3, #15
 8005508:	4013      	ands	r3, r2
 800550a:	d009      	beq.n	8005520 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2280      	movs	r2, #128	@ 0x80
 8005512:	0352      	lsls	r2, r2, #13
 8005514:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	0018      	movs	r0, r3
 800551a:	f000 fd48 	bl	8005fae <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800551e:	e05a      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005520:	23a4      	movs	r3, #164	@ 0xa4
 8005522:	18fb      	adds	r3, r7, r3
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2280      	movs	r2, #128	@ 0x80
 8005528:	4013      	ands	r3, r2
 800552a:	d016      	beq.n	800555a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800552c:	23a0      	movs	r3, #160	@ 0xa0
 800552e:	18fb      	adds	r3, r7, r3
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2280      	movs	r2, #128	@ 0x80
 8005534:	4013      	ands	r3, r2
 8005536:	d106      	bne.n	8005546 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005538:	239c      	movs	r3, #156	@ 0x9c
 800553a:	18fb      	adds	r3, r7, r3
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	2380      	movs	r3, #128	@ 0x80
 8005540:	041b      	lsls	r3, r3, #16
 8005542:	4013      	ands	r3, r2
 8005544:	d009      	beq.n	800555a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800554a:	2b00      	cmp	r3, #0
 800554c:	d042      	beq.n	80055d4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	0010      	movs	r0, r2
 8005556:	4798      	blx	r3
    }
    return;
 8005558:	e03c      	b.n	80055d4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800555a:	23a4      	movs	r3, #164	@ 0xa4
 800555c:	18fb      	adds	r3, r7, r3
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2240      	movs	r2, #64	@ 0x40
 8005562:	4013      	ands	r3, r2
 8005564:	d00a      	beq.n	800557c <HAL_UART_IRQHandler+0x5e0>
 8005566:	23a0      	movs	r3, #160	@ 0xa0
 8005568:	18fb      	adds	r3, r7, r3
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2240      	movs	r2, #64	@ 0x40
 800556e:	4013      	ands	r3, r2
 8005570:	d004      	beq.n	800557c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	0018      	movs	r0, r3
 8005576:	f000 fcee 	bl	8005f56 <UART_EndTransmit_IT>
    return;
 800557a:	e02c      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800557c:	23a4      	movs	r3, #164	@ 0xa4
 800557e:	18fb      	adds	r3, r7, r3
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	2380      	movs	r3, #128	@ 0x80
 8005584:	041b      	lsls	r3, r3, #16
 8005586:	4013      	ands	r3, r2
 8005588:	d00b      	beq.n	80055a2 <HAL_UART_IRQHandler+0x606>
 800558a:	23a0      	movs	r3, #160	@ 0xa0
 800558c:	18fb      	adds	r3, r7, r3
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	2380      	movs	r3, #128	@ 0x80
 8005592:	05db      	lsls	r3, r3, #23
 8005594:	4013      	ands	r3, r2
 8005596:	d004      	beq.n	80055a2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	0018      	movs	r0, r3
 800559c:	f000 fd17 	bl	8005fce <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055a0:	e019      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80055a2:	23a4      	movs	r3, #164	@ 0xa4
 80055a4:	18fb      	adds	r3, r7, r3
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	2380      	movs	r3, #128	@ 0x80
 80055aa:	045b      	lsls	r3, r3, #17
 80055ac:	4013      	ands	r3, r2
 80055ae:	d012      	beq.n	80055d6 <HAL_UART_IRQHandler+0x63a>
 80055b0:	23a0      	movs	r3, #160	@ 0xa0
 80055b2:	18fb      	adds	r3, r7, r3
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	da0d      	bge.n	80055d6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	0018      	movs	r0, r3
 80055be:	f000 fcfe 	bl	8005fbe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055c2:	e008      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
      return;
 80055c4:	46c0      	nop			@ (mov r8, r8)
 80055c6:	e006      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
    return;
 80055c8:	46c0      	nop			@ (mov r8, r8)
 80055ca:	e004      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
      return;
 80055cc:	46c0      	nop			@ (mov r8, r8)
 80055ce:	e002      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
      return;
 80055d0:	46c0      	nop			@ (mov r8, r8)
 80055d2:	e000      	b.n	80055d6 <HAL_UART_IRQHandler+0x63a>
    return;
 80055d4:	46c0      	nop			@ (mov r8, r8)
  }
}
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b02a      	add	sp, #168	@ 0xa8
 80055da:	bdb0      	pop	{r4, r5, r7, pc}
 80055dc:	fffffeff 	.word	0xfffffeff
 80055e0:	fffffedf 	.word	0xfffffedf
 80055e4:	effffffe 	.word	0xeffffffe

080055e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80055f0:	46c0      	nop			@ (mov r8, r8)
 80055f2:	46bd      	mov	sp, r7
 80055f4:	b002      	add	sp, #8
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005600:	46c0      	nop			@ (mov r8, r8)
 8005602:	46bd      	mov	sp, r7
 8005604:	b002      	add	sp, #8
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005610:	46c0      	nop			@ (mov r8, r8)
 8005612:	46bd      	mov	sp, r7
 8005614:	b002      	add	sp, #8
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	000a      	movs	r2, r1
 8005622:	1cbb      	adds	r3, r7, #2
 8005624:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005626:	46c0      	nop			@ (mov r8, r8)
 8005628:	46bd      	mov	sp, r7
 800562a:	b002      	add	sp, #8
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b088      	sub	sp, #32
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005638:	231a      	movs	r3, #26
 800563a:	18fb      	adds	r3, r7, r3
 800563c:	2200      	movs	r2, #0
 800563e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	431a      	orrs	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	431a      	orrs	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	4313      	orrs	r3, r2
 8005656:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4aa1      	ldr	r2, [pc, #644]	@ (80058e4 <UART_SetConfig+0x2b4>)
 8005660:	4013      	ands	r3, r2
 8005662:	0019      	movs	r1, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	69fa      	ldr	r2, [r7, #28]
 800566a:	430a      	orrs	r2, r1
 800566c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	4a9c      	ldr	r2, [pc, #624]	@ (80058e8 <UART_SetConfig+0x2b8>)
 8005676:	4013      	ands	r3, r2
 8005678:	0019      	movs	r1, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	430a      	orrs	r2, r1
 8005684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	69fa      	ldr	r2, [r7, #28]
 8005692:	4313      	orrs	r3, r2
 8005694:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	4a93      	ldr	r2, [pc, #588]	@ (80058ec <UART_SetConfig+0x2bc>)
 800569e:	4013      	ands	r3, r2
 80056a0:	0019      	movs	r1, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b2:	220f      	movs	r2, #15
 80056b4:	4393      	bics	r3, r2
 80056b6:	0019      	movs	r1, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a89      	ldr	r2, [pc, #548]	@ (80058f0 <UART_SetConfig+0x2c0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d127      	bne.n	800571e <UART_SetConfig+0xee>
 80056ce:	4b89      	ldr	r3, [pc, #548]	@ (80058f4 <UART_SetConfig+0x2c4>)
 80056d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d2:	2203      	movs	r2, #3
 80056d4:	4013      	ands	r3, r2
 80056d6:	2b03      	cmp	r3, #3
 80056d8:	d017      	beq.n	800570a <UART_SetConfig+0xda>
 80056da:	d81b      	bhi.n	8005714 <UART_SetConfig+0xe4>
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d00a      	beq.n	80056f6 <UART_SetConfig+0xc6>
 80056e0:	d818      	bhi.n	8005714 <UART_SetConfig+0xe4>
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <UART_SetConfig+0xbc>
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d00a      	beq.n	8005700 <UART_SetConfig+0xd0>
 80056ea:	e013      	b.n	8005714 <UART_SetConfig+0xe4>
 80056ec:	231b      	movs	r3, #27
 80056ee:	18fb      	adds	r3, r7, r3
 80056f0:	2200      	movs	r2, #0
 80056f2:	701a      	strb	r2, [r3, #0]
 80056f4:	e021      	b.n	800573a <UART_SetConfig+0x10a>
 80056f6:	231b      	movs	r3, #27
 80056f8:	18fb      	adds	r3, r7, r3
 80056fa:	2202      	movs	r2, #2
 80056fc:	701a      	strb	r2, [r3, #0]
 80056fe:	e01c      	b.n	800573a <UART_SetConfig+0x10a>
 8005700:	231b      	movs	r3, #27
 8005702:	18fb      	adds	r3, r7, r3
 8005704:	2204      	movs	r2, #4
 8005706:	701a      	strb	r2, [r3, #0]
 8005708:	e017      	b.n	800573a <UART_SetConfig+0x10a>
 800570a:	231b      	movs	r3, #27
 800570c:	18fb      	adds	r3, r7, r3
 800570e:	2208      	movs	r2, #8
 8005710:	701a      	strb	r2, [r3, #0]
 8005712:	e012      	b.n	800573a <UART_SetConfig+0x10a>
 8005714:	231b      	movs	r3, #27
 8005716:	18fb      	adds	r3, r7, r3
 8005718:	2210      	movs	r2, #16
 800571a:	701a      	strb	r2, [r3, #0]
 800571c:	e00d      	b.n	800573a <UART_SetConfig+0x10a>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a75      	ldr	r2, [pc, #468]	@ (80058f8 <UART_SetConfig+0x2c8>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d104      	bne.n	8005732 <UART_SetConfig+0x102>
 8005728:	231b      	movs	r3, #27
 800572a:	18fb      	adds	r3, r7, r3
 800572c:	2200      	movs	r2, #0
 800572e:	701a      	strb	r2, [r3, #0]
 8005730:	e003      	b.n	800573a <UART_SetConfig+0x10a>
 8005732:	231b      	movs	r3, #27
 8005734:	18fb      	adds	r3, r7, r3
 8005736:	2210      	movs	r2, #16
 8005738:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69da      	ldr	r2, [r3, #28]
 800573e:	2380      	movs	r3, #128	@ 0x80
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	429a      	cmp	r2, r3
 8005744:	d000      	beq.n	8005748 <UART_SetConfig+0x118>
 8005746:	e065      	b.n	8005814 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8005748:	231b      	movs	r3, #27
 800574a:	18fb      	adds	r3, r7, r3
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	2b08      	cmp	r3, #8
 8005750:	d015      	beq.n	800577e <UART_SetConfig+0x14e>
 8005752:	dc18      	bgt.n	8005786 <UART_SetConfig+0x156>
 8005754:	2b04      	cmp	r3, #4
 8005756:	d00d      	beq.n	8005774 <UART_SetConfig+0x144>
 8005758:	dc15      	bgt.n	8005786 <UART_SetConfig+0x156>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <UART_SetConfig+0x134>
 800575e:	2b02      	cmp	r3, #2
 8005760:	d005      	beq.n	800576e <UART_SetConfig+0x13e>
 8005762:	e010      	b.n	8005786 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005764:	f7fe fc42 	bl	8003fec <HAL_RCC_GetPCLK1Freq>
 8005768:	0003      	movs	r3, r0
 800576a:	617b      	str	r3, [r7, #20]
        break;
 800576c:	e012      	b.n	8005794 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800576e:	4b63      	ldr	r3, [pc, #396]	@ (80058fc <UART_SetConfig+0x2cc>)
 8005770:	617b      	str	r3, [r7, #20]
        break;
 8005772:	e00f      	b.n	8005794 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005774:	f7fe fbae 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8005778:	0003      	movs	r3, r0
 800577a:	617b      	str	r3, [r7, #20]
        break;
 800577c:	e00a      	b.n	8005794 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800577e:	2380      	movs	r3, #128	@ 0x80
 8005780:	021b      	lsls	r3, r3, #8
 8005782:	617b      	str	r3, [r7, #20]
        break;
 8005784:	e006      	b.n	8005794 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8005786:	2300      	movs	r3, #0
 8005788:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800578a:	231a      	movs	r3, #26
 800578c:	18fb      	adds	r3, r7, r3
 800578e:	2201      	movs	r2, #1
 8005790:	701a      	strb	r2, [r3, #0]
        break;
 8005792:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d100      	bne.n	800579c <UART_SetConfig+0x16c>
 800579a:	e08d      	b.n	80058b8 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057a0:	4b57      	ldr	r3, [pc, #348]	@ (8005900 <UART_SetConfig+0x2d0>)
 80057a2:	0052      	lsls	r2, r2, #1
 80057a4:	5ad3      	ldrh	r3, [r2, r3]
 80057a6:	0019      	movs	r1, r3
 80057a8:	6978      	ldr	r0, [r7, #20]
 80057aa:	f7fa fca9 	bl	8000100 <__udivsi3>
 80057ae:	0003      	movs	r3, r0
 80057b0:	005a      	lsls	r2, r3, #1
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	085b      	lsrs	r3, r3, #1
 80057b8:	18d2      	adds	r2, r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	0019      	movs	r1, r3
 80057c0:	0010      	movs	r0, r2
 80057c2:	f7fa fc9d 	bl	8000100 <__udivsi3>
 80057c6:	0003      	movs	r3, r0
 80057c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	2b0f      	cmp	r3, #15
 80057ce:	d91c      	bls.n	800580a <UART_SetConfig+0x1da>
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	2380      	movs	r3, #128	@ 0x80
 80057d4:	025b      	lsls	r3, r3, #9
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d217      	bcs.n	800580a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	b29a      	uxth	r2, r3
 80057de:	200e      	movs	r0, #14
 80057e0:	183b      	adds	r3, r7, r0
 80057e2:	210f      	movs	r1, #15
 80057e4:	438a      	bics	r2, r1
 80057e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	085b      	lsrs	r3, r3, #1
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	2207      	movs	r2, #7
 80057f0:	4013      	ands	r3, r2
 80057f2:	b299      	uxth	r1, r3
 80057f4:	183b      	adds	r3, r7, r0
 80057f6:	183a      	adds	r2, r7, r0
 80057f8:	8812      	ldrh	r2, [r2, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	183a      	adds	r2, r7, r0
 8005804:	8812      	ldrh	r2, [r2, #0]
 8005806:	60da      	str	r2, [r3, #12]
 8005808:	e056      	b.n	80058b8 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800580a:	231a      	movs	r3, #26
 800580c:	18fb      	adds	r3, r7, r3
 800580e:	2201      	movs	r2, #1
 8005810:	701a      	strb	r2, [r3, #0]
 8005812:	e051      	b.n	80058b8 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005814:	231b      	movs	r3, #27
 8005816:	18fb      	adds	r3, r7, r3
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	2b08      	cmp	r3, #8
 800581c:	d015      	beq.n	800584a <UART_SetConfig+0x21a>
 800581e:	dc18      	bgt.n	8005852 <UART_SetConfig+0x222>
 8005820:	2b04      	cmp	r3, #4
 8005822:	d00d      	beq.n	8005840 <UART_SetConfig+0x210>
 8005824:	dc15      	bgt.n	8005852 <UART_SetConfig+0x222>
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <UART_SetConfig+0x200>
 800582a:	2b02      	cmp	r3, #2
 800582c:	d005      	beq.n	800583a <UART_SetConfig+0x20a>
 800582e:	e010      	b.n	8005852 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005830:	f7fe fbdc 	bl	8003fec <HAL_RCC_GetPCLK1Freq>
 8005834:	0003      	movs	r3, r0
 8005836:	617b      	str	r3, [r7, #20]
        break;
 8005838:	e012      	b.n	8005860 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800583a:	4b30      	ldr	r3, [pc, #192]	@ (80058fc <UART_SetConfig+0x2cc>)
 800583c:	617b      	str	r3, [r7, #20]
        break;
 800583e:	e00f      	b.n	8005860 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005840:	f7fe fb48 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8005844:	0003      	movs	r3, r0
 8005846:	617b      	str	r3, [r7, #20]
        break;
 8005848:	e00a      	b.n	8005860 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800584a:	2380      	movs	r3, #128	@ 0x80
 800584c:	021b      	lsls	r3, r3, #8
 800584e:	617b      	str	r3, [r7, #20]
        break;
 8005850:	e006      	b.n	8005860 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005856:	231a      	movs	r3, #26
 8005858:	18fb      	adds	r3, r7, r3
 800585a:	2201      	movs	r2, #1
 800585c:	701a      	strb	r2, [r3, #0]
        break;
 800585e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d028      	beq.n	80058b8 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800586a:	4b25      	ldr	r3, [pc, #148]	@ (8005900 <UART_SetConfig+0x2d0>)
 800586c:	0052      	lsls	r2, r2, #1
 800586e:	5ad3      	ldrh	r3, [r2, r3]
 8005870:	0019      	movs	r1, r3
 8005872:	6978      	ldr	r0, [r7, #20]
 8005874:	f7fa fc44 	bl	8000100 <__udivsi3>
 8005878:	0003      	movs	r3, r0
 800587a:	001a      	movs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	085b      	lsrs	r3, r3, #1
 8005882:	18d2      	adds	r2, r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	0019      	movs	r1, r3
 800588a:	0010      	movs	r0, r2
 800588c:	f7fa fc38 	bl	8000100 <__udivsi3>
 8005890:	0003      	movs	r3, r0
 8005892:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	2b0f      	cmp	r3, #15
 8005898:	d90a      	bls.n	80058b0 <UART_SetConfig+0x280>
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	2380      	movs	r3, #128	@ 0x80
 800589e:	025b      	lsls	r3, r3, #9
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d205      	bcs.n	80058b0 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	60da      	str	r2, [r3, #12]
 80058ae:	e003      	b.n	80058b8 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80058b0:	231a      	movs	r3, #26
 80058b2:	18fb      	adds	r3, r7, r3
 80058b4:	2201      	movs	r2, #1
 80058b6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	226a      	movs	r2, #106	@ 0x6a
 80058bc:	2101      	movs	r1, #1
 80058be:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2268      	movs	r2, #104	@ 0x68
 80058c4:	2101      	movs	r1, #1
 80058c6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80058d4:	231a      	movs	r3, #26
 80058d6:	18fb      	adds	r3, r7, r3
 80058d8:	781b      	ldrb	r3, [r3, #0]
}
 80058da:	0018      	movs	r0, r3
 80058dc:	46bd      	mov	sp, r7
 80058de:	b008      	add	sp, #32
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	46c0      	nop			@ (mov r8, r8)
 80058e4:	cfff69f3 	.word	0xcfff69f3
 80058e8:	ffffcfff 	.word	0xffffcfff
 80058ec:	11fff4ff 	.word	0x11fff4ff
 80058f0:	40013800 	.word	0x40013800
 80058f4:	40021000 	.word	0x40021000
 80058f8:	40004400 	.word	0x40004400
 80058fc:	00f42400 	.word	0x00f42400
 8005900:	0800630c 	.word	0x0800630c

08005904 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	2208      	movs	r2, #8
 8005912:	4013      	ands	r3, r2
 8005914:	d00b      	beq.n	800592e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	4a4a      	ldr	r2, [pc, #296]	@ (8005a48 <UART_AdvFeatureConfig+0x144>)
 800591e:	4013      	ands	r3, r2
 8005920:	0019      	movs	r1, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005932:	2201      	movs	r2, #1
 8005934:	4013      	ands	r3, r2
 8005936:	d00b      	beq.n	8005950 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	4a43      	ldr	r2, [pc, #268]	@ (8005a4c <UART_AdvFeatureConfig+0x148>)
 8005940:	4013      	ands	r3, r2
 8005942:	0019      	movs	r1, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	430a      	orrs	r2, r1
 800594e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005954:	2202      	movs	r2, #2
 8005956:	4013      	ands	r3, r2
 8005958:	d00b      	beq.n	8005972 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	4a3b      	ldr	r2, [pc, #236]	@ (8005a50 <UART_AdvFeatureConfig+0x14c>)
 8005962:	4013      	ands	r3, r2
 8005964:	0019      	movs	r1, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	430a      	orrs	r2, r1
 8005970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005976:	2204      	movs	r2, #4
 8005978:	4013      	ands	r3, r2
 800597a:	d00b      	beq.n	8005994 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	4a34      	ldr	r2, [pc, #208]	@ (8005a54 <UART_AdvFeatureConfig+0x150>)
 8005984:	4013      	ands	r3, r2
 8005986:	0019      	movs	r1, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005998:	2210      	movs	r2, #16
 800599a:	4013      	ands	r3, r2
 800599c:	d00b      	beq.n	80059b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005a58 <UART_AdvFeatureConfig+0x154>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	0019      	movs	r1, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ba:	2220      	movs	r2, #32
 80059bc:	4013      	ands	r3, r2
 80059be:	d00b      	beq.n	80059d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	4a25      	ldr	r2, [pc, #148]	@ (8005a5c <UART_AdvFeatureConfig+0x158>)
 80059c8:	4013      	ands	r3, r2
 80059ca:	0019      	movs	r1, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059dc:	2240      	movs	r2, #64	@ 0x40
 80059de:	4013      	ands	r3, r2
 80059e0:	d01d      	beq.n	8005a1e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005a60 <UART_AdvFeatureConfig+0x15c>)
 80059ea:	4013      	ands	r3, r2
 80059ec:	0019      	movs	r1, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059fe:	2380      	movs	r3, #128	@ 0x80
 8005a00:	035b      	lsls	r3, r3, #13
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d10b      	bne.n	8005a1e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	4a15      	ldr	r2, [pc, #84]	@ (8005a64 <UART_AdvFeatureConfig+0x160>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	0019      	movs	r1, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a22:	2280      	movs	r2, #128	@ 0x80
 8005a24:	4013      	ands	r3, r2
 8005a26:	d00b      	beq.n	8005a40 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8005a68 <UART_AdvFeatureConfig+0x164>)
 8005a30:	4013      	ands	r3, r2
 8005a32:	0019      	movs	r1, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	605a      	str	r2, [r3, #4]
  }
}
 8005a40:	46c0      	nop			@ (mov r8, r8)
 8005a42:	46bd      	mov	sp, r7
 8005a44:	b002      	add	sp, #8
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	ffff7fff 	.word	0xffff7fff
 8005a4c:	fffdffff 	.word	0xfffdffff
 8005a50:	fffeffff 	.word	0xfffeffff
 8005a54:	fffbffff 	.word	0xfffbffff
 8005a58:	ffffefff 	.word	0xffffefff
 8005a5c:	ffffdfff 	.word	0xffffdfff
 8005a60:	ffefffff 	.word	0xffefffff
 8005a64:	ff9fffff 	.word	0xff9fffff
 8005a68:	fff7ffff 	.word	0xfff7ffff

08005a6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b092      	sub	sp, #72	@ 0x48
 8005a70:	af02      	add	r7, sp, #8
 8005a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2290      	movs	r2, #144	@ 0x90
 8005a78:	2100      	movs	r1, #0
 8005a7a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a7c:	f7fb fc46 	bl	800130c <HAL_GetTick>
 8005a80:	0003      	movs	r3, r0
 8005a82:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2208      	movs	r2, #8
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b08      	cmp	r3, #8
 8005a90:	d12d      	bne.n	8005aee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a94:	2280      	movs	r2, #128	@ 0x80
 8005a96:	0391      	lsls	r1, r2, #14
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	4a47      	ldr	r2, [pc, #284]	@ (8005bb8 <UART_CheckIdleState+0x14c>)
 8005a9c:	9200      	str	r2, [sp, #0]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f000 f88e 	bl	8005bc0 <UART_WaitOnFlagUntilTimeout>
 8005aa4:	1e03      	subs	r3, r0, #0
 8005aa6:	d022      	beq.n	8005aee <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aa8:	f3ef 8310 	mrs	r3, PRIMASK
 8005aac:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab8:	f383 8810 	msr	PRIMASK, r3
}
 8005abc:	46c0      	nop			@ (mov r8, r8)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2180      	movs	r1, #128	@ 0x80
 8005aca:	438a      	bics	r2, r1
 8005acc:	601a      	str	r2, [r3, #0]
 8005ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ad4:	f383 8810 	msr	PRIMASK, r3
}
 8005ad8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2288      	movs	r2, #136	@ 0x88
 8005ade:	2120      	movs	r1, #32
 8005ae0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2284      	movs	r2, #132	@ 0x84
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e060      	b.n	8005bb0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2204      	movs	r2, #4
 8005af6:	4013      	ands	r3, r2
 8005af8:	2b04      	cmp	r3, #4
 8005afa:	d146      	bne.n	8005b8a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005afc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005afe:	2280      	movs	r2, #128	@ 0x80
 8005b00:	03d1      	lsls	r1, r2, #15
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	4a2c      	ldr	r2, [pc, #176]	@ (8005bb8 <UART_CheckIdleState+0x14c>)
 8005b06:	9200      	str	r2, [sp, #0]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f000 f859 	bl	8005bc0 <UART_WaitOnFlagUntilTimeout>
 8005b0e:	1e03      	subs	r3, r0, #0
 8005b10:	d03b      	beq.n	8005b8a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b12:	f3ef 8310 	mrs	r3, PRIMASK
 8005b16:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b18:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f383 8810 	msr	PRIMASK, r3
}
 8005b26:	46c0      	nop			@ (mov r8, r8)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4922      	ldr	r1, [pc, #136]	@ (8005bbc <UART_CheckIdleState+0x150>)
 8005b34:	400a      	ands	r2, r1
 8005b36:	601a      	str	r2, [r3, #0]
 8005b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	f383 8810 	msr	PRIMASK, r3
}
 8005b42:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b44:	f3ef 8310 	mrs	r3, PRIMASK
 8005b48:	61bb      	str	r3, [r7, #24]
  return(result);
 8005b4a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b4e:	2301      	movs	r3, #1
 8005b50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	f383 8810 	msr	PRIMASK, r3
}
 8005b58:	46c0      	nop			@ (mov r8, r8)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2101      	movs	r1, #1
 8005b66:	438a      	bics	r2, r1
 8005b68:	609a      	str	r2, [r3, #8]
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	f383 8810 	msr	PRIMASK, r3
}
 8005b74:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	228c      	movs	r2, #140	@ 0x8c
 8005b7a:	2120      	movs	r1, #32
 8005b7c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2284      	movs	r2, #132	@ 0x84
 8005b82:	2100      	movs	r1, #0
 8005b84:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e012      	b.n	8005bb0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2288      	movs	r2, #136	@ 0x88
 8005b8e:	2120      	movs	r1, #32
 8005b90:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	228c      	movs	r2, #140	@ 0x8c
 8005b96:	2120      	movs	r1, #32
 8005b98:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2284      	movs	r2, #132	@ 0x84
 8005baa:	2100      	movs	r1, #0
 8005bac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b010      	add	sp, #64	@ 0x40
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	01ffffff 	.word	0x01ffffff
 8005bbc:	fffffedf 	.word	0xfffffedf

08005bc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	603b      	str	r3, [r7, #0]
 8005bcc:	1dfb      	adds	r3, r7, #7
 8005bce:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bd0:	e051      	b.n	8005c76 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	d04e      	beq.n	8005c76 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd8:	f7fb fb98 	bl	800130c <HAL_GetTick>
 8005bdc:	0002      	movs	r2, r0
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d302      	bcc.n	8005bee <UART_WaitOnFlagUntilTimeout+0x2e>
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d101      	bne.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e051      	b.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2204      	movs	r2, #4
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	d03b      	beq.n	8005c76 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	2b80      	cmp	r3, #128	@ 0x80
 8005c02:	d038      	beq.n	8005c76 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	2b40      	cmp	r3, #64	@ 0x40
 8005c08:	d035      	beq.n	8005c76 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69db      	ldr	r3, [r3, #28]
 8005c10:	2208      	movs	r2, #8
 8005c12:	4013      	ands	r3, r2
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d111      	bne.n	8005c3c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2208      	movs	r2, #8
 8005c1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	0018      	movs	r0, r3
 8005c24:	f000 f87c 	bl	8005d20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2290      	movs	r2, #144	@ 0x90
 8005c2c:	2108      	movs	r1, #8
 8005c2e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2284      	movs	r2, #132	@ 0x84
 8005c34:	2100      	movs	r1, #0
 8005c36:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e02c      	b.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	69da      	ldr	r2, [r3, #28]
 8005c42:	2380      	movs	r3, #128	@ 0x80
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	401a      	ands	r2, r3
 8005c48:	2380      	movs	r3, #128	@ 0x80
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d112      	bne.n	8005c76 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2280      	movs	r2, #128	@ 0x80
 8005c56:	0112      	lsls	r2, r2, #4
 8005c58:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	0018      	movs	r0, r3
 8005c5e:	f000 f85f 	bl	8005d20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2290      	movs	r2, #144	@ 0x90
 8005c66:	2120      	movs	r1, #32
 8005c68:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2284      	movs	r2, #132	@ 0x84
 8005c6e:	2100      	movs	r1, #0
 8005c70:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e00f      	b.n	8005c96 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	4013      	ands	r3, r2
 8005c80:	68ba      	ldr	r2, [r7, #8]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	425a      	negs	r2, r3
 8005c86:	4153      	adcs	r3, r2
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	001a      	movs	r2, r3
 8005c8c:	1dfb      	adds	r3, r7, #7
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d09e      	beq.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	0018      	movs	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	b004      	add	sp, #16
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b08a      	sub	sp, #40	@ 0x28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ca8:	f3ef 8310 	mrs	r3, PRIMASK
 8005cac:	60bb      	str	r3, [r7, #8]
  return(result);
 8005cae:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f383 8810 	msr	PRIMASK, r3
}
 8005cbc:	46c0      	nop			@ (mov r8, r8)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	21c0      	movs	r1, #192	@ 0xc0
 8005cca:	438a      	bics	r2, r1
 8005ccc:	601a      	str	r2, [r3, #0]
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	f383 8810 	msr	PRIMASK, r3
}
 8005cd8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cda:	f3ef 8310 	mrs	r3, PRIMASK
 8005cde:	617b      	str	r3, [r7, #20]
  return(result);
 8005ce0:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005ce2:	623b      	str	r3, [r7, #32]
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	f383 8810 	msr	PRIMASK, r3
}
 8005cee:	46c0      	nop			@ (mov r8, r8)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4908      	ldr	r1, [pc, #32]	@ (8005d1c <UART_EndTxTransfer+0x7c>)
 8005cfc:	400a      	ands	r2, r1
 8005cfe:	609a      	str	r2, [r3, #8]
 8005d00:	6a3b      	ldr	r3, [r7, #32]
 8005d02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	f383 8810 	msr	PRIMASK, r3
}
 8005d0a:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2288      	movs	r2, #136	@ 0x88
 8005d10:	2120      	movs	r1, #32
 8005d12:	5099      	str	r1, [r3, r2]
}
 8005d14:	46c0      	nop			@ (mov r8, r8)
 8005d16:	46bd      	mov	sp, r7
 8005d18:	b00a      	add	sp, #40	@ 0x28
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	ff7fffff 	.word	0xff7fffff

08005d20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08e      	sub	sp, #56	@ 0x38
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d28:	f3ef 8310 	mrs	r3, PRIMASK
 8005d2c:	617b      	str	r3, [r7, #20]
  return(result);
 8005d2e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d32:	2301      	movs	r3, #1
 8005d34:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	f383 8810 	msr	PRIMASK, r3
}
 8005d3c:	46c0      	nop			@ (mov r8, r8)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4926      	ldr	r1, [pc, #152]	@ (8005de4 <UART_EndRxTransfer+0xc4>)
 8005d4a:	400a      	ands	r2, r1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	f383 8810 	msr	PRIMASK, r3
}
 8005d58:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d5e:	623b      	str	r3, [r7, #32]
  return(result);
 8005d60:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d62:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d64:	2301      	movs	r3, #1
 8005d66:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6a:	f383 8810 	msr	PRIMASK, r3
}
 8005d6e:	46c0      	nop			@ (mov r8, r8)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	491b      	ldr	r1, [pc, #108]	@ (8005de8 <UART_EndRxTransfer+0xc8>)
 8005d7c:	400a      	ands	r2, r1
 8005d7e:	609a      	str	r2, [r3, #8]
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d86:	f383 8810 	msr	PRIMASK, r3
}
 8005d8a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d118      	bne.n	8005dc6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d94:	f3ef 8310 	mrs	r3, PRIMASK
 8005d98:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d9a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d9e:	2301      	movs	r3, #1
 8005da0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f383 8810 	msr	PRIMASK, r3
}
 8005da8:	46c0      	nop			@ (mov r8, r8)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2110      	movs	r1, #16
 8005db6:	438a      	bics	r2, r1
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f383 8810 	msr	PRIMASK, r3
}
 8005dc4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	228c      	movs	r2, #140	@ 0x8c
 8005dca:	2120      	movs	r1, #32
 8005dcc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005dda:	46c0      	nop			@ (mov r8, r8)
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b00e      	add	sp, #56	@ 0x38
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	46c0      	nop			@ (mov r8, r8)
 8005de4:	fffffedf 	.word	0xfffffedf
 8005de8:	effffffe 	.word	0xeffffffe

08005dec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b08c      	sub	sp, #48	@ 0x30
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2220      	movs	r2, #32
 8005e02:	4013      	ands	r3, r2
 8005e04:	d135      	bne.n	8005e72 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8005e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e08:	2256      	movs	r2, #86	@ 0x56
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e12:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e14:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e18:	2301      	movs	r3, #1
 8005e1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	f383 8810 	msr	PRIMASK, r3
}
 8005e22:	46c0      	nop			@ (mov r8, r8)
 8005e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2180      	movs	r1, #128	@ 0x80
 8005e30:	438a      	bics	r2, r1
 8005e32:	609a      	str	r2, [r3, #8]
 8005e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f383 8810 	msr	PRIMASK, r3
}
 8005e3e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e40:	f3ef 8310 	mrs	r3, PRIMASK
 8005e44:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e46:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e48:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	f383 8810 	msr	PRIMASK, r3
}
 8005e54:	46c0      	nop			@ (mov r8, r8)
 8005e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2140      	movs	r1, #64	@ 0x40
 8005e62:	430a      	orrs	r2, r1
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e6a:	6a3b      	ldr	r3, [r7, #32]
 8005e6c:	f383 8810 	msr	PRIMASK, r3
}
 8005e70:	e004      	b.n	8005e7c <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8005e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e74:	0018      	movs	r0, r3
 8005e76:	f7ff fbb7 	bl	80055e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e7a:	46c0      	nop			@ (mov r8, r8)
 8005e7c:	46c0      	nop			@ (mov r8, r8)
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	b00c      	add	sp, #48	@ 0x30
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e90:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	0018      	movs	r0, r3
 8005e96:	f7ff fbaf 	bl	80055f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e9a:	46c0      	nop			@ (mov r8, r8)
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	b004      	add	sp, #16
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b086      	sub	sp, #24
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eae:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2288      	movs	r2, #136	@ 0x88
 8005eb4:	589b      	ldr	r3, [r3, r2]
 8005eb6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	228c      	movs	r2, #140	@ 0x8c
 8005ebc:	589b      	ldr	r3, [r3, r2]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	2280      	movs	r2, #128	@ 0x80
 8005ec8:	4013      	ands	r3, r2
 8005eca:	2b80      	cmp	r3, #128	@ 0x80
 8005ecc:	d10a      	bne.n	8005ee4 <UART_DMAError+0x42>
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	2b21      	cmp	r3, #33	@ 0x21
 8005ed2:	d107      	bne.n	8005ee4 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	2256      	movs	r2, #86	@ 0x56
 8005ed8:	2100      	movs	r1, #0
 8005eda:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f7ff fede 	bl	8005ca0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	2240      	movs	r2, #64	@ 0x40
 8005eec:	4013      	ands	r3, r2
 8005eee:	2b40      	cmp	r3, #64	@ 0x40
 8005ef0:	d10a      	bne.n	8005f08 <UART_DMAError+0x66>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2b22      	cmp	r3, #34	@ 0x22
 8005ef6:	d107      	bne.n	8005f08 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	225e      	movs	r2, #94	@ 0x5e
 8005efc:	2100      	movs	r1, #0
 8005efe:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	0018      	movs	r0, r3
 8005f04:	f7ff ff0c 	bl	8005d20 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2290      	movs	r2, #144	@ 0x90
 8005f0c:	589b      	ldr	r3, [r3, r2]
 8005f0e:	2210      	movs	r2, #16
 8005f10:	431a      	orrs	r2, r3
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2190      	movs	r1, #144	@ 0x90
 8005f16:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	0018      	movs	r0, r3
 8005f1c:	f7ff fb74 	bl	8005608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f20:	46c0      	nop			@ (mov r8, r8)
 8005f22:	46bd      	mov	sp, r7
 8005f24:	b006      	add	sp, #24
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	225e      	movs	r2, #94	@ 0x5e
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2256      	movs	r2, #86	@ 0x56
 8005f42:	2100      	movs	r1, #0
 8005f44:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f7ff fb5d 	bl	8005608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f4e:	46c0      	nop			@ (mov r8, r8)
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b004      	add	sp, #16
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b086      	sub	sp, #24
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f62:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f64:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f66:	617b      	str	r3, [r7, #20]
 8005f68:	2301      	movs	r3, #1
 8005f6a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f383 8810 	msr	PRIMASK, r3
}
 8005f72:	46c0      	nop			@ (mov r8, r8)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2140      	movs	r1, #64	@ 0x40
 8005f80:	438a      	bics	r2, r1
 8005f82:	601a      	str	r2, [r3, #0]
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f383 8810 	msr	PRIMASK, r3
}
 8005f8e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2288      	movs	r2, #136	@ 0x88
 8005f94:	2120      	movs	r1, #32
 8005f96:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f7ff fb21 	bl	80055e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fa6:	46c0      	nop			@ (mov r8, r8)
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	b006      	add	sp, #24
 8005fac:	bd80      	pop	{r7, pc}

08005fae <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005fb6:	46c0      	nop			@ (mov r8, r8)
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	b002      	add	sp, #8
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b082      	sub	sp, #8
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005fc6:	46c0      	nop			@ (mov r8, r8)
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	b002      	add	sp, #8
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b082      	sub	sp, #8
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005fd6:	46c0      	nop			@ (mov r8, r8)
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	b002      	add	sp, #8
 8005fdc:	bd80      	pop	{r7, pc}
	...

08005fe0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2284      	movs	r2, #132	@ 0x84
 8005fec:	5c9b      	ldrb	r3, [r3, r2]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d101      	bne.n	8005ff6 <HAL_UARTEx_DisableFifoMode+0x16>
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e027      	b.n	8006046 <HAL_UARTEx_DisableFifoMode+0x66>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2284      	movs	r2, #132	@ 0x84
 8005ffa:	2101      	movs	r1, #1
 8005ffc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2288      	movs	r2, #136	@ 0x88
 8006002:	2124      	movs	r1, #36	@ 0x24
 8006004:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2101      	movs	r1, #1
 800601a:	438a      	bics	r2, r1
 800601c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	4a0b      	ldr	r2, [pc, #44]	@ (8006050 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006022:	4013      	ands	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2288      	movs	r2, #136	@ 0x88
 8006038:	2120      	movs	r1, #32
 800603a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2284      	movs	r2, #132	@ 0x84
 8006040:	2100      	movs	r1, #0
 8006042:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	0018      	movs	r0, r3
 8006048:	46bd      	mov	sp, r7
 800604a:	b004      	add	sp, #16
 800604c:	bd80      	pop	{r7, pc}
 800604e:	46c0      	nop			@ (mov r8, r8)
 8006050:	dfffffff 	.word	0xdfffffff

08006054 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2284      	movs	r2, #132	@ 0x84
 8006062:	5c9b      	ldrb	r3, [r3, r2]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d101      	bne.n	800606c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006068:	2302      	movs	r3, #2
 800606a:	e02e      	b.n	80060ca <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2284      	movs	r2, #132	@ 0x84
 8006070:	2101      	movs	r1, #1
 8006072:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2288      	movs	r2, #136	@ 0x88
 8006078:	2124      	movs	r1, #36	@ 0x24
 800607a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2101      	movs	r1, #1
 8006090:	438a      	bics	r2, r1
 8006092:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	00db      	lsls	r3, r3, #3
 800609c:	08d9      	lsrs	r1, r3, #3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	0018      	movs	r0, r3
 80060ac:	f000 f854 	bl	8006158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2288      	movs	r2, #136	@ 0x88
 80060bc:	2120      	movs	r1, #32
 80060be:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2284      	movs	r2, #132	@ 0x84
 80060c4:	2100      	movs	r1, #0
 80060c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	0018      	movs	r0, r3
 80060cc:	46bd      	mov	sp, r7
 80060ce:	b004      	add	sp, #16
 80060d0:	bd80      	pop	{r7, pc}
	...

080060d4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2284      	movs	r2, #132	@ 0x84
 80060e2:	5c9b      	ldrb	r3, [r3, r2]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d101      	bne.n	80060ec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80060e8:	2302      	movs	r3, #2
 80060ea:	e02f      	b.n	800614c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2284      	movs	r2, #132	@ 0x84
 80060f0:	2101      	movs	r1, #1
 80060f2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2288      	movs	r2, #136	@ 0x88
 80060f8:	2124      	movs	r1, #36	@ 0x24
 80060fa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2101      	movs	r1, #1
 8006110:	438a      	bics	r2, r1
 8006112:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	4a0e      	ldr	r2, [pc, #56]	@ (8006154 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800611c:	4013      	ands	r3, r2
 800611e:	0019      	movs	r1, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	430a      	orrs	r2, r1
 8006128:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	0018      	movs	r0, r3
 800612e:	f000 f813 	bl	8006158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2288      	movs	r2, #136	@ 0x88
 800613e:	2120      	movs	r1, #32
 8006140:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2284      	movs	r2, #132	@ 0x84
 8006146:	2100      	movs	r1, #0
 8006148:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	0018      	movs	r0, r3
 800614e:	46bd      	mov	sp, r7
 8006150:	b004      	add	sp, #16
 8006152:	bd80      	pop	{r7, pc}
 8006154:	f1ffffff 	.word	0xf1ffffff

08006158 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006164:	2b00      	cmp	r3, #0
 8006166:	d108      	bne.n	800617a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	226a      	movs	r2, #106	@ 0x6a
 800616c:	2101      	movs	r1, #1
 800616e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2268      	movs	r2, #104	@ 0x68
 8006174:	2101      	movs	r1, #1
 8006176:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006178:	e043      	b.n	8006202 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800617a:	260f      	movs	r6, #15
 800617c:	19bb      	adds	r3, r7, r6
 800617e:	2208      	movs	r2, #8
 8006180:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006182:	200e      	movs	r0, #14
 8006184:	183b      	adds	r3, r7, r0
 8006186:	2208      	movs	r2, #8
 8006188:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	0e5b      	lsrs	r3, r3, #25
 8006192:	b2da      	uxtb	r2, r3
 8006194:	240d      	movs	r4, #13
 8006196:	193b      	adds	r3, r7, r4
 8006198:	2107      	movs	r1, #7
 800619a:	400a      	ands	r2, r1
 800619c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	0f5b      	lsrs	r3, r3, #29
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	250c      	movs	r5, #12
 80061aa:	197b      	adds	r3, r7, r5
 80061ac:	2107      	movs	r1, #7
 80061ae:	400a      	ands	r2, r1
 80061b0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061b2:	183b      	adds	r3, r7, r0
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	197a      	adds	r2, r7, r5
 80061b8:	7812      	ldrb	r2, [r2, #0]
 80061ba:	4914      	ldr	r1, [pc, #80]	@ (800620c <UARTEx_SetNbDataToProcess+0xb4>)
 80061bc:	5c8a      	ldrb	r2, [r1, r2]
 80061be:	435a      	muls	r2, r3
 80061c0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80061c2:	197b      	adds	r3, r7, r5
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	4a12      	ldr	r2, [pc, #72]	@ (8006210 <UARTEx_SetNbDataToProcess+0xb8>)
 80061c8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061ca:	0019      	movs	r1, r3
 80061cc:	f7fa f822 	bl	8000214 <__divsi3>
 80061d0:	0003      	movs	r3, r0
 80061d2:	b299      	uxth	r1, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	226a      	movs	r2, #106	@ 0x6a
 80061d8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061da:	19bb      	adds	r3, r7, r6
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	193a      	adds	r2, r7, r4
 80061e0:	7812      	ldrb	r2, [r2, #0]
 80061e2:	490a      	ldr	r1, [pc, #40]	@ (800620c <UARTEx_SetNbDataToProcess+0xb4>)
 80061e4:	5c8a      	ldrb	r2, [r1, r2]
 80061e6:	435a      	muls	r2, r3
 80061e8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80061ea:	193b      	adds	r3, r7, r4
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	4a08      	ldr	r2, [pc, #32]	@ (8006210 <UARTEx_SetNbDataToProcess+0xb8>)
 80061f0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061f2:	0019      	movs	r1, r3
 80061f4:	f7fa f80e 	bl	8000214 <__divsi3>
 80061f8:	0003      	movs	r3, r0
 80061fa:	b299      	uxth	r1, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2268      	movs	r2, #104	@ 0x68
 8006200:	5299      	strh	r1, [r3, r2]
}
 8006202:	46c0      	nop			@ (mov r8, r8)
 8006204:	46bd      	mov	sp, r7
 8006206:	b005      	add	sp, #20
 8006208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800620a:	46c0      	nop			@ (mov r8, r8)
 800620c:	08006324 	.word	0x08006324
 8006210:	0800632c 	.word	0x0800632c

08006214 <memset>:
 8006214:	0003      	movs	r3, r0
 8006216:	1882      	adds	r2, r0, r2
 8006218:	4293      	cmp	r3, r2
 800621a:	d100      	bne.n	800621e <memset+0xa>
 800621c:	4770      	bx	lr
 800621e:	7019      	strb	r1, [r3, #0]
 8006220:	3301      	adds	r3, #1
 8006222:	e7f9      	b.n	8006218 <memset+0x4>

08006224 <__libc_init_array>:
 8006224:	b570      	push	{r4, r5, r6, lr}
 8006226:	2600      	movs	r6, #0
 8006228:	4c0c      	ldr	r4, [pc, #48]	@ (800625c <__libc_init_array+0x38>)
 800622a:	4d0d      	ldr	r5, [pc, #52]	@ (8006260 <__libc_init_array+0x3c>)
 800622c:	1b64      	subs	r4, r4, r5
 800622e:	10a4      	asrs	r4, r4, #2
 8006230:	42a6      	cmp	r6, r4
 8006232:	d109      	bne.n	8006248 <__libc_init_array+0x24>
 8006234:	2600      	movs	r6, #0
 8006236:	f000 f819 	bl	800626c <_init>
 800623a:	4c0a      	ldr	r4, [pc, #40]	@ (8006264 <__libc_init_array+0x40>)
 800623c:	4d0a      	ldr	r5, [pc, #40]	@ (8006268 <__libc_init_array+0x44>)
 800623e:	1b64      	subs	r4, r4, r5
 8006240:	10a4      	asrs	r4, r4, #2
 8006242:	42a6      	cmp	r6, r4
 8006244:	d105      	bne.n	8006252 <__libc_init_array+0x2e>
 8006246:	bd70      	pop	{r4, r5, r6, pc}
 8006248:	00b3      	lsls	r3, r6, #2
 800624a:	58eb      	ldr	r3, [r5, r3]
 800624c:	4798      	blx	r3
 800624e:	3601      	adds	r6, #1
 8006250:	e7ee      	b.n	8006230 <__libc_init_array+0xc>
 8006252:	00b3      	lsls	r3, r6, #2
 8006254:	58eb      	ldr	r3, [r5, r3]
 8006256:	4798      	blx	r3
 8006258:	3601      	adds	r6, #1
 800625a:	e7f2      	b.n	8006242 <__libc_init_array+0x1e>
 800625c:	08006334 	.word	0x08006334
 8006260:	08006334 	.word	0x08006334
 8006264:	08006338 	.word	0x08006338
 8006268:	08006334 	.word	0x08006334

0800626c <_init>:
 800626c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800626e:	46c0      	nop			@ (mov r8, r8)
 8006270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006272:	bc08      	pop	{r3}
 8006274:	469e      	mov	lr, r3
 8006276:	4770      	bx	lr

08006278 <_fini>:
 8006278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627a:	46c0      	nop			@ (mov r8, r8)
 800627c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800627e:	bc08      	pop	{r3}
 8006280:	469e      	mov	lr, r3
 8006282:	4770      	bx	lr
