

================================================================
== Vitis HLS Report for 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'
================================================================
* Date:           Sun Nov  3 14:22:10 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.665 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  1.305 us|  1.305 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth_fu_295  |global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth  |      259|      259|  1.295 us|  1.295 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2062|   2127|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     56|    -|
|Register         |        -|    -|    1030|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3092|   2185|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |grp_global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth_fu_295  |global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth  |        0|   0|  2062|  2127|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |        0|   0|  2062|  2127|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |layer13_out_read   |   9|          2|    1|          2|
    |layer14_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  56|         12|    5|         12|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |   3|   0|    3|          0|
    |ap_done_reg                                                                          |   1|   0|    1|          0|
    |data_window_10_loc_fu_244                                                            |  16|   0|   16|          0|
    |data_window_11_loc_fu_240                                                            |  16|   0|   16|          0|
    |data_window_12_loc_fu_236                                                            |  16|   0|   16|          0|
    |data_window_13_loc_fu_232                                                            |  16|   0|   16|          0|
    |data_window_14_loc_fu_228                                                            |  16|   0|   16|          0|
    |data_window_15_loc_fu_224                                                            |  16|   0|   16|          0|
    |data_window_16_loc_fu_220                                                            |  16|   0|   16|          0|
    |data_window_17_loc_fu_216                                                            |  16|   0|   16|          0|
    |data_window_18_loc_fu_212                                                            |  16|   0|   16|          0|
    |data_window_19_loc_fu_208                                                            |  16|   0|   16|          0|
    |data_window_1_loc_fu_280                                                             |  16|   0|   16|          0|
    |data_window_20_loc_fu_204                                                            |  16|   0|   16|          0|
    |data_window_21_loc_fu_200                                                            |  16|   0|   16|          0|
    |data_window_22_loc_fu_196                                                            |  16|   0|   16|          0|
    |data_window_23_loc_fu_192                                                            |  16|   0|   16|          0|
    |data_window_24_loc_fu_188                                                            |  16|   0|   16|          0|
    |data_window_25_loc_fu_184                                                            |  16|   0|   16|          0|
    |data_window_26_loc_fu_180                                                            |  16|   0|   16|          0|
    |data_window_27_loc_fu_176                                                            |  16|   0|   16|          0|
    |data_window_28_loc_fu_172                                                            |  16|   0|   16|          0|
    |data_window_29_loc_fu_168                                                            |  16|   0|   16|          0|
    |data_window_2_loc_fu_276                                                             |  16|   0|   16|          0|
    |data_window_30_loc_fu_164                                                            |  16|   0|   16|          0|
    |data_window_31_loc_fu_160                                                            |  16|   0|   16|          0|
    |data_window_32_loc_fu_156                                                            |  16|   0|   16|          0|
    |data_window_33_loc_fu_152                                                            |  16|   0|   16|          0|
    |data_window_34_loc_fu_148                                                            |  16|   0|   16|          0|
    |data_window_35_loc_fu_144                                                            |  16|   0|   16|          0|
    |data_window_36_loc_fu_140                                                            |  16|   0|   16|          0|
    |data_window_37_loc_fu_136                                                            |  16|   0|   16|          0|
    |data_window_38_loc_fu_132                                                            |  16|   0|   16|          0|
    |data_window_39_loc_fu_128                                                            |  16|   0|   16|          0|
    |data_window_3_loc_fu_272                                                             |  16|   0|   16|          0|
    |data_window_40_loc_fu_124                                                            |  16|   0|   16|          0|
    |data_window_41_loc_fu_120                                                            |  16|   0|   16|          0|
    |data_window_42_loc_fu_116                                                            |  16|   0|   16|          0|
    |data_window_43_loc_fu_112                                                            |  16|   0|   16|          0|
    |data_window_44_loc_fu_108                                                            |  16|   0|   16|          0|
    |data_window_45_loc_fu_104                                                            |  16|   0|   16|          0|
    |data_window_46_loc_fu_100                                                            |  16|   0|   16|          0|
    |data_window_47_loc_fu_96                                                             |  16|   0|   16|          0|
    |data_window_48_loc_fu_92                                                             |  16|   0|   16|          0|
    |data_window_49_loc_fu_88                                                             |  16|   0|   16|          0|
    |data_window_4_loc_fu_268                                                             |  16|   0|   16|          0|
    |data_window_50_loc_fu_84                                                             |  16|   0|   16|          0|
    |data_window_51_loc_fu_80                                                             |  16|   0|   16|          0|
    |data_window_52_loc_fu_76                                                             |  16|   0|   16|          0|
    |data_window_53_loc_fu_72                                                             |  16|   0|   16|          0|
    |data_window_54_loc_fu_68                                                             |  16|   0|   16|          0|
    |data_window_55_loc_fu_64                                                             |  16|   0|   16|          0|
    |data_window_56_loc_fu_60                                                             |  16|   0|   16|          0|
    |data_window_57_loc_fu_56                                                             |  16|   0|   16|          0|
    |data_window_58_loc_fu_52                                                             |  16|   0|   16|          0|
    |data_window_59_loc_fu_48                                                             |  16|   0|   16|          0|
    |data_window_5_loc_fu_264                                                             |  16|   0|   16|          0|
    |data_window_60_loc_fu_44                                                             |  16|   0|   16|          0|
    |data_window_61_loc_fu_40                                                             |  16|   0|   16|          0|
    |data_window_62_loc_fu_36                                                             |  16|   0|   16|          0|
    |data_window_63_loc_fu_32                                                             |  16|   0|   16|          0|
    |data_window_6_loc_fu_260                                                             |  16|   0|   16|          0|
    |data_window_7_loc_fu_256                                                             |  16|   0|   16|          0|
    |data_window_8_loc_fu_252                                                             |  16|   0|   16|          0|
    |data_window_9_loc_fu_248                                                             |  16|   0|   16|          0|
    |data_window_loc_fu_284                                                               |  16|   0|   16|          0|
    |grp_global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth_fu_295_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                       |   1|   0|    1|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                |1030|   0| 1030|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>|  return value|
|layer13_out_dout            |   in|  1024|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|     9|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|     9|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_empty_n         |   in|     1|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_read            |  out|     1|     ap_fifo|                                                          layer13_out|       pointer|
|layer14_out_din             |  out|  1024|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|     2|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|     2|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_full_n          |   in|     1|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_write           |  out|     1|     ap_fifo|                                                          layer14_out|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+

