

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Thu Jul 21 11:39:48 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_VITIS_LOOP_65_3_fu_73  |dataflow_in_loop_VITIS_LOOP_65_3  |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_3  |        ?|        ?|         ?|          -|          -|     ?|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenumc"   --->   Operation 4 'read' 'tilenumc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilen"   --->   Operation 5 'read' 'tilen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenuma"   --->   Operation 6 'read' 'tilenuma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numc_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numc_iter"   --->   Operation 7 'read' 'numc_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%onc = phi i31, void %newFuncRoot, i31 %onc_1, void %.split"   --->   Operation 9 'phi' 'onc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i31 %onc" [reuse_test/before.cpp:65]   --->   Operation 10 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp_slt  i32 %zext_ln65, i32 %numc_iter_read" [reuse_test/before.cpp:65]   --->   Operation 11 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln65 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i31 %onc, i32 %numc_iter" [reuse_test/before.cpp:65]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.87ns)   --->   "%onc_1 = add i31 %onc, i31" [reuse_test/before.cpp:65]   --->   Operation 13 'add' 'onc_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.exitStub, void %.split" [reuse_test/before.cpp:65]   --->   Operation 14 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln74 = call void @dataflow_in_loop_VITIS_LOOP_65_3, i32 %A, i32 %tilenuma_read, i32 %tilen_read, i32 %B, i32 %tilenumc_read, i32 %C" [reuse_test/before.cpp:74]   --->   Operation 15 'call' 'call_ln74' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [reuse_test/before.cpp:65]   --->   Operation 17 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specstablecontent_ln65 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %A, void" [reuse_test/before.cpp:65]   --->   Operation 18 'specstablecontent' 'specstablecontent_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln66 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %B, void" [reuse_test/before.cpp:66]   --->   Operation 19 'specstablecontent' 'specstablecontent_ln66' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln67 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %C, void" [reuse_test/before.cpp:67]   --->   Operation 20 'specstablecontent' 'specstablecontent_ln67' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln74 = call void @dataflow_in_loop_VITIS_LOOP_65_3, i32 %A, i32 %tilenuma_read, i32 %tilen_read, i32 %B, i32 %tilenumc_read, i32 %C" [reuse_test/before.cpp:74]   --->   Operation 21 'call' 'call_ln74' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln65 = br void" [reuse_test/before.cpp:65]   --->   Operation 22 'br' 'br_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numc_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tilenuma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilenumc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tilenumc_read             (read                ) [ 0011]
tilen_read                (read                ) [ 0011]
tilenuma_read             (read                ) [ 0011]
numc_iter_read            (read                ) [ 0011]
br_ln0                    (br                  ) [ 0111]
onc                       (phi                 ) [ 0010]
zext_ln65                 (zext                ) [ 0000]
icmp_ln65                 (icmp                ) [ 0011]
specdataflowpipeline_ln65 (specdataflowpipeline) [ 0000]
onc_1                     (add                 ) [ 0111]
br_ln65                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
specloopname_ln65         (specloopname        ) [ 0000]
specstablecontent_ln65    (specstablecontent   ) [ 0000]
specstablecontent_ln66    (specstablecontent   ) [ 0000]
specstablecontent_ln67    (specstablecontent   ) [ 0000]
call_ln74                 (call                ) [ 0000]
br_ln65                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numc_iter">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tilenuma">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tilen">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tilenumc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_65_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tilenumc_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenumc_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tilen_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilen_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tilenuma_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenuma_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="numc_iter_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numc_iter_read/1 "/>
</bind>
</comp>

<comp id="62" class="1005" name="onc_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="31" slack="1"/>
<pin id="64" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="onc (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="onc_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="31" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="onc/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_65_3_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="32" slack="1"/>
<pin id="78" dir="0" index="4" bw="32" slack="0"/>
<pin id="79" dir="0" index="5" bw="32" slack="1"/>
<pin id="80" dir="0" index="6" bw="32" slack="0"/>
<pin id="81" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln65_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln65_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="onc_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="31" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="onc_1/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="tilenumc_read_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilenumc_read "/>
</bind>
</comp>

<comp id="106" class="1005" name="tilen_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilen_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="tilenuma_read_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilenuma_read "/>
</bind>
</comp>

<comp id="116" class="1005" name="numc_iter_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numc_iter_read "/>
</bind>
</comp>

<comp id="121" class="1005" name="icmp_ln65_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="125" class="1005" name="onc_1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="0"/>
<pin id="127" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="onc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="73" pin=4"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="73" pin=6"/></net>

<net id="89"><net_src comp="66" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="66" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="38" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="73" pin=5"/></net>

<net id="109"><net_src comp="44" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="73" pin=3"/></net>

<net id="114"><net_src comp="50" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="119"><net_src comp="56" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="124"><net_src comp="90" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="95" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc : numc_iter | {1 }
	Port: dataflow_parent_loop_proc : A | {2 3 }
	Port: dataflow_parent_loop_proc : B | {2 3 }
	Port: dataflow_parent_loop_proc : C | {2 3 }
	Port: dataflow_parent_loop_proc : tilenuma | {1 }
	Port: dataflow_parent_loop_proc : tilen | {1 }
	Port: dataflow_parent_loop_proc : tilenumc | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln65 : 1
		icmp_ln65 : 2
		specdataflowpipeline_ln65 : 1
		onc_1 : 1
		br_ln65 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_65_3_fu_73 |    7    |    33   |  8.499  |   2447  |   1910  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                 onc_1_fu_95                |    0    |    0    |    0    |    0    |    38   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln65_fu_90              |    0    |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |          tilenumc_read_read_fu_38          |    0    |    0    |    0    |    0    |    0    |
|   read   |            tilen_read_read_fu_44           |    0    |    0    |    0    |    0    |    0    |
|          |          tilenuma_read_read_fu_50          |    0    |    0    |    0    |    0    |    0    |
|          |          numc_iter_read_read_fu_56         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |               zext_ln65_fu_86              |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                            |    7    |    33   |  8.499  |   2447  |   1968  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln65_reg_121  |    1   |
|numc_iter_read_reg_116|   32   |
|     onc_1_reg_125    |   31   |
|      onc_reg_62      |   31   |
|  tilen_read_reg_106  |   32   |
| tilenuma_read_reg_111|   32   |
| tilenumc_read_reg_101|   32   |
+----------------------+--------+
|         Total        |   191  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    7   |   33   |    8   |  2447  |  1968  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   33   |    8   |  2638  |  1968  |
+-----------+--------+--------+--------+--------+--------+
