

/**********************************************************************/
/****  Source file:  rtl/Pcp/PcpRb.svh  *************************/
/**********************************************************************/

#define PCP_RB_RBM_PAGE             0x200U
#define PCP_RB_CSW_PAGE             0x220U

#define PCP_RB_MCB0_PAGE            0x290U
#define PCP_RB_MCB0_PMU_PAGE        0x291U
#define PCP_RB_MCB1_PAGE            0x292U
#define PCP_RB_MCB1_PMU_PAGE        0x293U

#define PCP_RB_MCU0_PAGE            0x2A0U
#define PCP_RB_MCU0_DMCL_PAGE       0x2A1U
#define PCP_RB_MCU0_DMCH_PAGE       0x2A2U
#define PCP_RB_MCU0_PHYL_PAGE       0x2A3U
#define PCP_RB_MCU0_PHYH_PAGE       0x2A4U
#define PCP_RB_MCU0_PMU_PAGE        0x2A5U

#define PCP_RB_MCU1_PAGE            0x2A8U
#define PCP_RB_MCU1_DMCL_PAGE       0x2A9U
#define PCP_RB_MCU1_DMCH_PAGE       0x2AAU
#define PCP_RB_MCU1_PHYL_PAGE       0x2ABU
#define PCP_RB_MCU1_PHYH_PAGE       0x2ACU
#define PCP_RB_MCU1_PMU_PAGE        0x2ADU

#define PCP_RB_MCU2_PAGE            0x2B0U
#define PCP_RB_MCU2_DMCL_PAGE       0x2B1U
#define PCP_RB_MCU2_DMCH_PAGE       0x2B2U
#define PCP_RB_MCU2_PHYL_PAGE       0x2B3U
#define PCP_RB_MCU2_PHYH_PAGE       0x2B4U
#define PCP_RB_MCU2_PMU_PAGE        0x2B5U

#define PCP_RB_MCU3_PAGE            0x2B8U
#define PCP_RB_MCU3_DMCL_PAGE       0x2B9U
#define PCP_RB_MCU3_DMCH_PAGE       0x2BAU
#define PCP_RB_MCU3_PHYL_PAGE       0x2BBU
#define PCP_RB_MCU3_PHYH_PAGE       0x2BCU
#define PCP_RB_MCU3_PMU_PAGE        0x2BDU

#define PCP_RB_MCU4_PAGE            0x2C0U
#define PCP_RB_MCU4_DMCL_PAGE       0x2C1U
#define PCP_RB_MCU4_DMCH_PAGE       0x2C2U
#define PCP_RB_MCU4_PHYL_PAGE       0x2C3U
#define PCP_RB_MCU4_PHYH_PAGE       0x2C4U
#define PCP_RB_MCU4_PMU_PAGE        0x2C5U

#define PCP_RB_MCU5_PAGE            0x2C8U
#define PCP_RB_MCU5_DMCL_PAGE       0x2C9U
#define PCP_RB_MCU5_DMCH_PAGE       0x2CAU
#define PCP_RB_MCU5_PHYL_PAGE       0x2CBU
#define PCP_RB_MCU5_PHYH_PAGE       0x2CCU
#define PCP_RB_MCU5_PMU_PAGE        0x2CDU

#define PCP_RB_MCU6_PAGE            0x2D0U
#define PCP_RB_MCU6_DMCL_PAGE       0x2D1U
#define PCP_RB_MCU6_DMCH_PAGE       0x2D2U
#define PCP_RB_MCU6_PHYL_PAGE       0x2D3U
#define PCP_RB_MCU6_PHYH_PAGE       0x2D4U
#define PCP_RB_MCU6_PMU_PAGE        0x2D5U

#define PCP_RB_MCU7_PAGE            0x2D8U
#define PCP_RB_MCU7_DMCL_PAGE       0x2D9U
#define PCP_RB_MCU7_DMCH_PAGE       0x2DAU
#define PCP_RB_MCU7_PHYL_PAGE       0x2DBU
#define PCP_RB_MCU7_PHYH_PAGE       0x2DCU
#define PCP_RB_MCU7_PMU_PAGE        0x2DDU

#define PCP_RB_CPUX_CTI_ASICCTL_PAGE_OFFSET      0x51U
#define PCP_RB_MCUX_BISTRDDATA0DBI0_PAGE_OFFSET  0xa4U
#define PCP_RB_MCUX_BISTRDDATA0DBI1_PAGE_OFFSET  0xa5U
#define PCP_RB_MCUX_BISTRDDATA0DBI2_PAGE_OFFSET  0xa6U
#define PCP_RB_MCUX_BISTRDDATA0DBI3_PAGE_OFFSET  0xa7U
#define PCP_RB_MCUX_BISTRDDATA0ECC0_PAGE_OFFSET  0xa0U
#define PCP_RB_MCUX_BISTRDDATA0ECC1_PAGE_OFFSET  0xa1U
#define PCP_RB_MCUX_BISTRDDATA0W00_PAGE_OFFSET   0x80U
#define PCP_RB_MCUX_BISTRDDATA0W01_PAGE_OFFSET   0x81U
#define PCP_RB_MCUX_BISTRDDATA0W02_PAGE_OFFSET   0x82U
#define PCP_RB_MCUX_BISTRDDATA0W03_PAGE_OFFSET   0x83U
#define PCP_RB_MCUX_BISTRDDATA0W04_PAGE_OFFSET   0x84U
#define PCP_RB_MCUX_BISTRDDATA0W05_PAGE_OFFSET   0x85U
#define PCP_RB_MCUX_BISTRDDATA0W06_PAGE_OFFSET   0x86U
#define PCP_RB_MCUX_BISTRDDATA0W07_PAGE_OFFSET   0x87U
#define PCP_RB_MCUX_BISTRDDATA0W08_PAGE_OFFSET   0x88U
#define PCP_RB_MCUX_BISTRDDATA0W09_PAGE_OFFSET   0x89U
#define PCP_RB_MCUX_BISTRDDATA0W10_PAGE_OFFSET   0x8aU
#define PCP_RB_MCUX_BISTRDDATA0W11_PAGE_OFFSET   0x8bU
#define PCP_RB_MCUX_BISTRDDATA0W12_PAGE_OFFSET   0x8cU
#define PCP_RB_MCUX_BISTRDDATA0W13_PAGE_OFFSET   0x8dU
#define PCP_RB_MCUX_BISTRDDATA0W14_PAGE_OFFSET   0x8eU
#define PCP_RB_MCUX_BISTRDDATA0W15_PAGE_OFFSET   0x8fU
#define PCP_RB_MCUX_BISTRDDATA1DBI0_PAGE_OFFSET  0xa8U
#define PCP_RB_MCUX_BISTRDDATA1DBI1_PAGE_OFFSET  0xa9U
#define PCP_RB_MCUX_BISTRDDATA1DBI2_PAGE_OFFSET  0xaaU
#define PCP_RB_MCUX_BISTRDDATA1DBI3_PAGE_OFFSET  0xabU
#define PCP_RB_MCUX_BISTRDDATA1ECC0_PAGE_OFFSET  0xa2U
#define PCP_RB_MCUX_BISTRDDATA1ECC1_PAGE_OFFSET  0xa3U
#define PCP_RB_MCUX_BISTRDDATA1W00_PAGE_OFFSET   0x90U
#define PCP_RB_MCUX_BISTRDDATA1W01_PAGE_OFFSET   0x91U
#define PCP_RB_MCUX_BISTRDDATA1W02_PAGE_OFFSET   0x92U
#define PCP_RB_MCUX_BISTRDDATA1W03_PAGE_OFFSET   0x93U
#define PCP_RB_MCUX_BISTRDDATA1W04_PAGE_OFFSET   0x94U
#define PCP_RB_MCUX_BISTRDDATA1W05_PAGE_OFFSET   0x95U
#define PCP_RB_MCUX_BISTRDDATA1W06_PAGE_OFFSET   0x96U
#define PCP_RB_MCUX_BISTRDDATA1W07_PAGE_OFFSET   0x97U
#define PCP_RB_MCUX_BISTRDDATA1W08_PAGE_OFFSET   0x98U
#define PCP_RB_MCUX_BISTRDDATA1W09_PAGE_OFFSET   0x99U
#define PCP_RB_MCUX_BISTRDDATA1W10_PAGE_OFFSET   0x9aU
#define PCP_RB_MCUX_BISTRDDATA1W11_PAGE_OFFSET   0x9bU
#define PCP_RB_MCUX_BISTRDDATA1W12_PAGE_OFFSET   0x9cU
#define PCP_RB_MCUX_BISTRDDATA1W13_PAGE_OFFSET   0x9dU
#define PCP_RB_MCUX_BISTRDDATA1W14_PAGE_OFFSET   0x9eU
#define PCP_RB_MCUX_BISTRDDATA1W15_PAGE_OFFSET   0x9fU
#define PCP_RB_MCUX_BISTWRDATA0DBI0_PAGE_OFFSET  0x74U
#define PCP_RB_MCUX_BISTWRDATA0DBI1_PAGE_OFFSET  0x75U
#define PCP_RB_MCUX_BISTWRDATA0DBI2_PAGE_OFFSET  0x76U
#define PCP_RB_MCUX_BISTWRDATA0DBI3_PAGE_OFFSET  0x77U
#define PCP_RB_MCUX_BISTWRDATA0ECC0_PAGE_OFFSET  0x6cU
#define PCP_RB_MCUX_BISTWRDATA0ECC1_PAGE_OFFSET  0x6dU
#define PCP_RB_MCUX_BISTWRDATA0ECC2_PAGE_OFFSET  0x6eU
#define PCP_RB_MCUX_BISTWRDATA0W00_PAGE_OFFSET   0x40U
#define PCP_RB_MCUX_BISTWRDATA0W01_PAGE_OFFSET   0x41U
#define PCP_RB_MCUX_BISTWRDATA0W02_PAGE_OFFSET   0x42U
#define PCP_RB_MCUX_BISTWRDATA0W03_PAGE_OFFSET   0x43U
#define PCP_RB_MCUX_BISTWRDATA0W04_PAGE_OFFSET   0x44U
#define PCP_RB_MCUX_BISTWRDATA0W05_PAGE_OFFSET   0x45U
#define PCP_RB_MCUX_BISTWRDATA0W06_PAGE_OFFSET   0x46U
#define PCP_RB_MCUX_BISTWRDATA0W07_PAGE_OFFSET   0x47U
#define PCP_RB_MCUX_BISTWRDATA0W08_PAGE_OFFSET   0x48U
#define PCP_RB_MCUX_BISTWRDATA0W09_PAGE_OFFSET   0x49U
#define PCP_RB_MCUX_BISTWRDATA0W10_PAGE_OFFSET   0x4aU
#define PCP_RB_MCUX_BISTWRDATA0W11_PAGE_OFFSET   0x4bU
#define PCP_RB_MCUX_BISTWRDATA0W12_PAGE_OFFSET   0x4cU
#define PCP_RB_MCUX_BISTWRDATA0W13_PAGE_OFFSET   0x4dU
#define PCP_RB_MCUX_BISTWRDATA0W14_PAGE_OFFSET   0x4eU
#define PCP_RB_MCUX_BISTWRDATA0W15_PAGE_OFFSET   0x4fU
#define PCP_RB_MCUX_BISTWRDATA0W16_PAGE_OFFSET   0x50U
#define PCP_RB_MCUX_BISTWRDATA0W17_PAGE_OFFSET   0x51U
#define PCP_RB_MCUX_BISTWRDATA0W18_PAGE_OFFSET   0x52U
#define PCP_RB_MCUX_BISTWRDATA0W19_PAGE_OFFSET   0x53U
#define PCP_RB_MCUX_BISTWRDATA1DBI0_PAGE_OFFSET  0x78U
#define PCP_RB_MCUX_BISTWRDATA1DBI1_PAGE_OFFSET  0x79U
#define PCP_RB_MCUX_BISTWRDATA1DBI2_PAGE_OFFSET  0x7aU
#define PCP_RB_MCUX_BISTWRDATA1DBI3_PAGE_OFFSET  0x7bU
#define PCP_RB_MCUX_BISTWRDATA1ECC0_PAGE_OFFSET  0x70U
#define PCP_RB_MCUX_BISTWRDATA1ECC1_PAGE_OFFSET  0x71U
#define PCP_RB_MCUX_BISTWRDATA1ECC2_PAGE_OFFSET  0x72U
#define PCP_RB_MCUX_BISTWRDATA1W00_PAGE_OFFSET   0x58U
#define PCP_RB_MCUX_BISTWRDATA1W01_PAGE_OFFSET   0x59U
#define PCP_RB_MCUX_BISTWRDATA1W02_PAGE_OFFSET   0x5aU
#define PCP_RB_MCUX_BISTWRDATA1W03_PAGE_OFFSET   0x5bU
#define PCP_RB_MCUX_BISTWRDATA1W04_PAGE_OFFSET   0x5cU
#define PCP_RB_MCUX_BISTWRDATA1W05_PAGE_OFFSET   0x5dU
#define PCP_RB_MCUX_BISTWRDATA1W06_PAGE_OFFSET   0x5eU
#define PCP_RB_MCUX_BISTWRDATA1W07_PAGE_OFFSET   0x5fU
#define PCP_RB_MCUX_BISTWRDATA1W08_PAGE_OFFSET   0x60U
#define PCP_RB_MCUX_BISTWRDATA1W09_PAGE_OFFSET   0x61U
#define PCP_RB_MCUX_BISTWRDATA1W10_PAGE_OFFSET   0x62U
#define PCP_RB_MCUX_BISTWRDATA1W11_PAGE_OFFSET   0x63U
#define PCP_RB_MCUX_BISTWRDATA1W12_PAGE_OFFSET   0x64U
#define PCP_RB_MCUX_BISTWRDATA1W13_PAGE_OFFSET   0x65U
#define PCP_RB_MCUX_BISTWRDATA1W14_PAGE_OFFSET   0x66U
#define PCP_RB_MCUX_BISTWRDATA1W15_PAGE_OFFSET   0x67U
#define PCP_RB_MCUX_BISTWRDATA1W16_PAGE_OFFSET   0x68U
#define PCP_RB_MCUX_BISTWRDATA1W17_PAGE_OFFSET   0x69U
#define PCP_RB_MCUX_BISTWRDATA1W18_PAGE_OFFSET   0x6aU
#define PCP_RB_MCUX_BISTWRDATA1W19_PAGE_OFFSET   0x6bU
#define PCP_RB_MCBX_MCBSPECBMR_PAGE_OFFSET       0x02U
#define PCP_RB_MCBX_MCBSPECRMR_PAGE_OFFSET       0x01U
#define PCP_RB_MCBX_MCU0CCR_PAGE_OFFSET          0x21U
#define PCP_RB_MCBX_MCU0PLLCR0_PAGE_OFFSET       0x23U
#define PCP_RB_MCBX_MCU0PLLCR1_PAGE_OFFSET       0x24U
#define PCP_RB_MCBX_MCU0PLLCR2_PAGE_OFFSET       0x25U
#define PCP_RB_MCBX_MCU0PLLCR3_PAGE_OFFSET       0x26U
#define PCP_RB_MCBX_MCU0PLLCR4_PAGE_OFFSET       0x27U
#define PCP_RB_MCBX_MCU0PLLSR_PAGE_OFFSET        0x22U
#define PCP_RB_MCBX_MCU0RCR_PAGE_OFFSET          0x20U
#define PCP_RB_MCBX_MCU1CCR_PAGE_OFFSET          0x29U
#define PCP_RB_MCBX_MCU1PLLCR0_PAGE_OFFSET       0x2bU
#define PCP_RB_MCBX_MCU1PLLCR1_PAGE_OFFSET       0x2cU
#define PCP_RB_MCBX_MCU1PLLCR2_PAGE_OFFSET       0x2dU
#define PCP_RB_MCBX_MCU1PLLCR3_PAGE_OFFSET       0x2eU
#define PCP_RB_MCBX_MCU1PLLCR4_PAGE_OFFSET       0x2fU
#define PCP_RB_MCBX_MCU1PLLSR_PAGE_OFFSET        0x2aU
#define PCP_RB_MCBX_MCU1RCR_PAGE_OFFSET          0x28U
#define PCP_RB_MCBX_MCU2CCR_PAGE_OFFSET          0x31U
#define PCP_RB_MCBX_MCU2PLLCR0_PAGE_OFFSET       0x33U
#define PCP_RB_MCBX_MCU2PLLCR1_PAGE_OFFSET       0x34U
#define PCP_RB_MCBX_MCU2PLLCR2_PAGE_OFFSET       0x35U
#define PCP_RB_MCBX_MCU2PLLCR3_PAGE_OFFSET       0x36U
#define PCP_RB_MCBX_MCU2PLLCR4_PAGE_OFFSET       0x37U
#define PCP_RB_MCBX_MCU2PLLSR_PAGE_OFFSET        0x32U
#define PCP_RB_MCBX_MCU2RCR_PAGE_OFFSET          0x30U
#define PCP_RB_MCBX_MCU3CCR_PAGE_OFFSET          0x39U
#define PCP_RB_MCBX_MCU3PLLCR0_PAGE_OFFSET       0x3bU
#define PCP_RB_MCBX_MCU3PLLCR1_PAGE_OFFSET       0x3cU
#define PCP_RB_MCBX_MCU3PLLCR2_PAGE_OFFSET       0x3dU
#define PCP_RB_MCBX_MCU3PLLCR3_PAGE_OFFSET       0x3eU
#define PCP_RB_MCBX_MCU3PLLCR4_PAGE_OFFSET       0x3fU
#define PCP_RB_MCBX_MCU3PLLSR_PAGE_OFFSET        0x3aU
#define PCP_RB_MCBX_MCU3RCR_PAGE_OFFSET          0x38U
#define PCP_RB_MCUX_MCUACR_PAGE_OFFSET           0x03U
#define PCP_RB_MCUX_MCUAMCR_PAGE_OFFSET          0x00U
#define PCP_RB_MCUX_MCUASR_PAGE_OFFSET           0x04U
#define PCP_RB_MCUX_MCUBISTALERT_PAGE_OFFSET     0x2eU
#define PCP_RB_MCUX_MCUBISTCIDBANK_PAGE_OFFSET   0x1eU
#define PCP_RB_MCUX_MCUBISTCOLADDR_PAGE_OFFSET   0x1dU
#define PCP_RB_MCUX_MCUBISTCTL_PAGE_OFFSET       0x18U
#define PCP_RB_MCUX_MCUBISTDATACSN_PAGE_OFFSET   0x20U
#define PCP_RB_MCUX_MCUBISTEXECCNT_PAGE_OFFSET   0x30U
#define PCP_RB_MCUX_MCUBISTITERCNT_PAGE_OFFSET   0x2fU
#define PCP_RB_MCUX_MCUBISTLINE0STS_PAGE_OFFSET  0x26U
#define PCP_RB_MCUX_MCUBISTLINE1STS_PAGE_OFFSET  0x27U
#define PCP_RB_MCUX_MCUBISTODTCTL_PAGE_OFFSET    0x19U
#define PCP_RB_MCUX_MCUBISTODTRD_PAGE_OFFSET     0x1bU
#define PCP_RB_MCUX_MCUBISTODTWR_PAGE_OFFSET     0x1aU
#define PCP_RB_MCUX_MCUBISTPAR_PAGE_OFFSET       0x2cU
#define PCP_RB_MCUX_MCUBISTRANK_PAGE_OFFSET      0x1fU
#define PCP_RB_MCUX_MCUBISTRDEN_PAGE_OFFSET      0x25U
#define PCP_RB_MCUX_MCUBISTRFC_PAGE_OFFSET       0x2dU
#define PCP_RB_MCUX_MCUBISTROWADDR_PAGE_OFFSET   0x1cU
#define PCP_RB_MCUX_MCUBISTRTR_PAGE_OFFSET       0x28U
#define PCP_RB_MCUX_MCUBISTRTW_PAGE_OFFSET       0x29U
#define PCP_RB_MCUX_MCUBISTSTS_PAGE_OFFSET       0x31U
#define PCP_RB_MCUX_MCUBISTWRLAT_PAGE_OFFSET     0x24U
#define PCP_RB_MCUX_MCUBISTWTR_PAGE_OFFSET       0x2aU
#define PCP_RB_MCUX_MCUBISTWTW_PAGE_OFFSET       0x2bU
#define PCP_RB_MCUX_MCUDBGAR_PAGE_OFFSET         0x05U
#define PCP_RB_MCUX_MCUDBGDR_PAGE_OFFSET         0x06U
#define PCP_RB_MCUX_MCUDBTRNEN_PAGE_OFFSET       0x0bU
#define PCP_RB_MCUX_MCUDBTRNRSP_PAGE_OFFSET      0x0aU
#define PCP_RB_MCUX_MCUDBTRNRSP0_PAGE_OFFSET     0x07U
#define PCP_RB_MCUX_MCUDBTRNRSP1_PAGE_OFFSET     0x08U
#define PCP_RB_MCUX_MCUDBTRNRSP2_PAGE_OFFSET     0x09U
#define PCP_RB_MCUX_MCUECR_PAGE_OFFSET           0x0dU
#define PCP_RB_MCUX_MCUEMAR_PAGE_OFFSET          0x0cU
#define PCP_RB_MCUX_MCUFAINFO0_PAGE_OFFSET       0x01U
#define PCP_RB_MCUX_MCUFAINFO1_PAGE_OFFSET       0x02U

#define PCP_SYSMAP_RB_RBM_RBASR0_OFFSET          0x01
#define PCP_SYSMAP_RB_RBM_RBASR1_OFFSET          0x02
#define PCP_SYSMAP_RB_RBM_RBCSR_OFFSET           0x00
#define PCP_SYSMAP_RB_RBM_RBEIR_OFFSET           0x03

#define PCP_RB_CSW_CSWCR0_PAGE_OFFSET            0x0

#define PCP_RB_MCBX_MCBDISABLE_PAGE_OFFSET       0x18

/**********************************************************************/
/****  Source file:  rtl/Pcp/PcpRbFlds.svh  *************************/
/**********************************************************************/


#define PCP_RB_MCUX_BISTRDDATA0DBI0_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA0DBI0_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0DBI0_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA0DBI0_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0DBI0_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA0DBI1_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA0DBI1_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0DBI1_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA0DBI1_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0DBI1_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA0DBI2_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA0DBI2_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0DBI2_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA0DBI2_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0DBI2_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA0DBI3_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA0DBI3_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0DBI3_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA0DBI3_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0DBI3_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA0ECC0_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0ECC0_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0ECC0_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0ECC0_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0ECC0_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0ECC1_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0ECC1_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0ECC1_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0ECC1_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0ECC1_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W00_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W00_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W00_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W00_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W00_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W01_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W01_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W01_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W01_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W01_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W02_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W02_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W02_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W02_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W02_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W03_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W03_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W03_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W03_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W03_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W04_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W04_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W04_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W04_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W04_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W05_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W05_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W05_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W05_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W05_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W06_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W06_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W06_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W06_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W06_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W07_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W07_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W07_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W07_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W07_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W08_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W08_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W08_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W08_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W08_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W09_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W09_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W09_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W09_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W09_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W10_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W10_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W10_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W10_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W10_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W11_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W11_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W11_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W11_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W11_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W12_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W12_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W12_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W12_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W12_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W13_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W13_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W13_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W13_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W13_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W14_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W14_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W14_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W14_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W14_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA0W15_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA0W15_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA0W15_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA0W15_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA0W15_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1DBI0_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA1DBI0_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1DBI0_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA1DBI0_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1DBI0_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA1DBI1_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA1DBI1_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1DBI1_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA1DBI1_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1DBI1_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA1DBI2_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA1DBI2_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1DBI2_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA1DBI2_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1DBI2_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA1DBI3_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTRDDATA1DBI3_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1DBI3_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTRDDATA1DBI3_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1DBI3_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTRDDATA1ECC0_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1ECC0_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1ECC0_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1ECC0_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1ECC0_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1ECC1_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1ECC1_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1ECC1_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1ECC1_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1ECC1_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W00_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W00_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W00_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W00_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W00_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W01_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W01_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W01_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W01_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W01_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W02_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W02_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W02_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W02_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W02_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W03_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W03_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W03_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W03_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W03_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W04_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W04_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W04_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W04_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W04_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W05_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W05_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W05_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W05_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W05_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W06_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W06_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W06_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W06_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W06_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W07_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W07_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W07_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W07_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W07_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W08_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W08_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W08_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W08_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W08_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W09_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W09_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W09_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W09_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W09_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W10_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W10_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W10_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W10_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W10_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W11_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W11_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W11_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W11_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W11_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W12_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W12_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W12_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W12_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W12_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W13_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W13_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W13_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W13_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W13_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W14_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W14_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W14_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W14_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W14_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTRDDATA1W15_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTRDDATA1W15_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTRDDATA1W15_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTRDDATA1W15_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTRDDATA1W15_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0DBI0_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA0DBI0_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0DBI0_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA0DBI0_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0DBI0_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA0DBI1_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA0DBI1_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0DBI1_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA0DBI1_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0DBI1_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA0DBI2_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA0DBI2_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0DBI2_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA0DBI2_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0DBI2_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA0DBI3_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA0DBI3_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0DBI3_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA0DBI3_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0DBI3_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA0ECC0_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0ECC0_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0ECC0_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0ECC0_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0ECC0_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0ECC1_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0ECC1_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0ECC1_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0ECC1_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0ECC1_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0ECC2_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0ECC2_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0ECC2_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0ECC2_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0ECC2_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W00_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W00_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W00_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W00_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W00_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W01_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W01_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W01_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W01_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W01_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W02_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W02_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W02_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W02_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W02_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W03_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W03_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W03_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W03_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W03_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W04_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W04_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W04_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W04_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W04_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W05_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W05_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W05_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W05_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W05_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W06_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W06_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W06_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W06_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W06_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W07_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W07_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W07_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W07_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W07_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W08_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W08_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W08_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W08_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W08_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W09_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W09_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W09_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W09_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W09_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W10_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W10_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W10_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W10_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W10_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W11_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W11_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W11_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W11_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W11_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W12_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W12_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W12_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W12_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W12_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W13_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W13_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W13_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W13_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W13_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W14_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W14_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W14_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W14_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W14_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W15_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W15_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W15_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W15_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W15_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W16_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W16_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W16_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W16_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W16_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W17_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W17_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W17_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W17_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W17_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W18_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W18_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W18_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W18_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W18_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA0W19_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA0W19_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA0W19_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA0W19_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA0W19_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1DBI0_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA1DBI0_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1DBI0_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA1DBI0_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1DBI0_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA1DBI1_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA1DBI1_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1DBI1_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA1DBI1_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1DBI1_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA1DBI2_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA1DBI2_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1DBI2_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA1DBI2_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1DBI2_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA1DBI3_DBI_N_WIDTH  18
#define PCP_RB_MCUX_BISTWRDATA1DBI3_DBI_N_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1DBI3_DBI_N_MASK  0x0003FFFFU
#define PCP_RB_MCUX_BISTWRDATA1DBI3_DBI_N_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1DBI3_DBI_N_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_BISTWRDATA1ECC0_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1ECC0_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1ECC0_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1ECC0_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1ECC0_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1ECC1_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1ECC1_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1ECC1_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1ECC1_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1ECC1_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1ECC2_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1ECC2_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1ECC2_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1ECC2_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1ECC2_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W00_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W00_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W00_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W00_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W00_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W01_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W01_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W01_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W01_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W01_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W02_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W02_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W02_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W02_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W02_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W03_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W03_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W03_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W03_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W03_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W04_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W04_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W04_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W04_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W04_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W05_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W05_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W05_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W05_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W05_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W06_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W06_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W06_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W06_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W06_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W07_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W07_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W07_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W07_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W07_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W08_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W08_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W08_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W08_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W08_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W09_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W09_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W09_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W09_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W09_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W10_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W10_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W10_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W10_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W10_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W11_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W11_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W11_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W11_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W11_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W12_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W12_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W12_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W12_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W12_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W13_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W13_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W13_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W13_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W13_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W14_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W14_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W14_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W14_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W14_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W15_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W15_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W15_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W15_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W15_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W16_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W16_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W16_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W16_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W16_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W17_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W17_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W17_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W17_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W17_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W18_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W18_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W18_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W18_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W18_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_BISTWRDATA1W19_DATA_WIDTH  32
#define PCP_RB_MCUX_BISTWRDATA1W19_DATA_SHIFT  0
#define PCP_RB_MCUX_BISTWRDATA1W19_DATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_BISTWRDATA1W19_DATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_BISTWRDATA1W19_DATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCBX_MCU0CCR_CLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU0CCR_CLKEN_SHIFT  11
#define PCP_RB_MCBX_MCU0CCR_CLKEN_MASK  0x00000800U
#define PCP_RB_MCBX_MCU0CCR_CLKEN_RD(src)  (((src) & 0x00000800U)>>11)
#define PCP_RB_MCBX_MCU0CCR_CLKEN_SET(dst,src)  (((dst) & ~0x00000800U) | (((u32)(src)<<11) & 0x00000800U))

#define PCP_RB_MCBX_MCU0CCR_CLKPD_WIDTH  1
#define PCP_RB_MCBX_MCU0CCR_CLKPD_SHIFT  14
#define PCP_RB_MCBX_MCU0CCR_CLKPD_MASK  0x00004000U
#define PCP_RB_MCBX_MCU0CCR_CLKPD_RD(src)  (((src) & 0x00004000U)>>14)
#define PCP_RB_MCBX_MCU0CCR_CLKPD_SET(dst,src)  (((dst) & ~0x00004000U) | (((u32)(src)<<14) & 0x00004000U))

#define PCP_RB_MCBX_MCU0CCR_CLKRST_WIDTH  1
#define PCP_RB_MCBX_MCU0CCR_CLKRST_SHIFT  15
#define PCP_RB_MCBX_MCU0CCR_CLKRST_MASK  0x00008000U
#define PCP_RB_MCBX_MCU0CCR_CLKRST_RD(src)  (((src) & 0x00008000U)>>15)
#define PCP_RB_MCBX_MCU0CCR_CLKRST_SET(dst,src)  (((dst) & ~0x00008000U) | (((u32)(src)<<15) & 0x00008000U))

#define PCP_RB_MCBX_MCU0PLLCR0_PD_WIDTH  1
#define PCP_RB_MCBX_MCU0PLLCR0_PD_SHIFT  31
#define PCP_RB_MCBX_MCU0PLLCR0_PD_MASK  0x80000000U
#define PCP_RB_MCBX_MCU0PLLCR0_PD_RD(src)  (((src) & 0x80000000U)>>31)
#define PCP_RB_MCBX_MCU0PLLCR0_PD_SET(dst,src)  (((dst) & ~0x80000000U) | (((u32)(src)<<31) & 0x80000000U))

#define PCP_RB_MCBX_MCU0PLLCR0_BYP_WIDTH  1
#define PCP_RB_MCBX_MCU0PLLCR0_BYP_SHIFT  29
#define PCP_RB_MCBX_MCU0PLLCR0_BYP_MASK  0x20000000U
#define PCP_RB_MCBX_MCU0PLLCR0_BYP_RD(src)  (((src) & 0x20000000U)>>29)
#define PCP_RB_MCBX_MCU0PLLCR0_BYP_SET(dst,src)  (((dst) & ~0x20000000U) | (((u32)(src)<<29) & 0x20000000U))

#define PCP_RB_MCBX_MCU0PLLCR0_PLLCLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU0PLLCR0_PLLCLKEN_SHIFT  17
#define PCP_RB_MCBX_MCU0PLLCR0_PLLCLKEN_MASK  0x00020000U
#define PCP_RB_MCBX_MCU0PLLCR0_PLLCLKEN_RD(src)  (((src) & 0x00020000U)>>17)
#define PCP_RB_MCBX_MCU0PLLCR0_PLLCLKEN_SET(dst,src)  (((dst) & ~0x00020000U) | (((u32)(src)<<17) & 0x00020000U))

#define PCP_RB_MCBX_MCU0PLLCR0_PLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU0PLLCR0_PLLRST_SHIFT  16
#define PCP_RB_MCBX_MCU0PLLCR0_PLLRST_MASK  0x00010000U
#define PCP_RB_MCBX_MCU0PLLCR0_PLLRST_RD(src)  (((src) & 0x00010000U)>>16)
#define PCP_RB_MCBX_MCU0PLLCR0_PLLRST_SET(dst,src)  (((dst) & ~0x00010000U) | (((u32)(src)<<16) & 0x00010000U))

#define PCP_RB_MCBX_MCU0PLLCR0_ODIV2_WIDTH  2
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV2_SHIFT  9
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV2_MASK  0x00000600U
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV2_RD(src)  (((src) & 0x00000600U)>>9)
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV2_SET(dst,src)  (((dst) & ~0x00000600U) | (((u32)(src)<<9) & 0x00000600U))

#define PCP_RB_MCBX_MCU0PLLCR0_ODIV3_WIDTH  1
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV3_SHIFT  8
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV3_MASK  0x00000100U
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV3_RD(src)  (((src) & 0x00000100U)>>8)
#define PCP_RB_MCBX_MCU0PLLCR0_ODIV3_SET(dst,src)  (((dst) & ~0x00000100U) | (((u32)(src)<<8) & 0x00000100U))

#define PCP_RB_MCBX_MCU0PLLCR0_FBDIVC_WIDTH  7
#define PCP_RB_MCBX_MCU0PLLCR0_FBDIVC_SHIFT  0
#define PCP_RB_MCBX_MCU0PLLCR0_FBDIVC_MASK  0x0000007FU
#define PCP_RB_MCBX_MCU0PLLCR0_FBDIVC_RD(src)  (((src) & 0x0000007FU)>>0)
#define PCP_RB_MCBX_MCU0PLLCR0_FBDIVC_SET(dst,src)  (((dst) & ~0x0000007FU) | (((u32)(src)<<0) & 0x0000007FU))

#define PCP_RB_MCBX_MCU0PLLCR1_LF_RES_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU0PLLCR1_LF_RES_CTRL_SHIFT  14
#define PCP_RB_MCBX_MCU0PLLCR1_LF_RES_CTRL_MASK  0x0001C000U
#define PCP_RB_MCBX_MCU0PLLCR1_LF_RES_CTRL_RD(src)  (((src) & 0x0001C000U)>>14)
#define PCP_RB_MCBX_MCU0PLLCR1_LF_RES_CTRL_SET(dst,src)  (((dst) & ~0x0001C000U) | (((u32)(src)<<14) & 0x0001C000U))

#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP2_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP2_CTRL_SHIFT  11
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP2_CTRL_MASK  0x00003800U
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP2_CTRL_RD(src)  (((src) & 0x00003800U)>>11)
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP2_CTRL_SET(dst,src)  (((dst) & ~0x00003800U) | (((u32)(src)<<11) & 0x00003800U))

#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP_CTRL_SHIFT  8
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP_CTRL_MASK  0x00000700U
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP_CTRL_RD(src)  (((src) & 0x00000700U)>>8)
#define PCP_RB_MCBX_MCU0PLLCR1_LF_CAP_CTRL_SET(dst,src)  (((dst) & ~0x00000700U) | (((u32)(src)<<8) & 0x00000700U))

#define PCP_RB_MCBX_MCU0PLLCR1_PFD_RST_DLY_WIDTH  2
#define PCP_RB_MCBX_MCU0PLLCR1_PFD_RST_DLY_SHIFT  6
#define PCP_RB_MCBX_MCU0PLLCR1_PFD_RST_DLY_MASK  0x000000C0U
#define PCP_RB_MCBX_MCU0PLLCR1_PFD_RST_DLY_RD(src)  (((src) & 0x000000C0U)>>6)
#define PCP_RB_MCBX_MCU0PLLCR1_PFD_RST_DLY_SET(dst,src)  (((dst) & ~0x000000C0U) | (((u32)(src)<<6) & 0x000000C0U))

#define PCP_RB_MCBX_MCU0PLLCR1_LD_ACRCY_WIDTH  2
#define PCP_RB_MCBX_MCU0PLLCR1_LD_ACRCY_SHIFT  4
#define PCP_RB_MCBX_MCU0PLLCR1_LD_ACRCY_MASK  0x00000030U
#define PCP_RB_MCBX_MCU0PLLCR1_LD_ACRCY_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCBX_MCU0PLLCR1_LD_ACRCY_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCBX_MCU0PLLCR1_CP_ICTRL_WIDTH  4
#define PCP_RB_MCBX_MCU0PLLCR1_CP_ICTRL_SHIFT  0
#define PCP_RB_MCBX_MCU0PLLCR1_CP_ICTRL_MASK  0x0000000FU
#define PCP_RB_MCBX_MCU0PLLCR1_CP_ICTRL_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCBX_MCU0PLLCR1_CP_ICTRL_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL2_WIDTH  16
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL2_SHIFT  16
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL2_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL2_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL2_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL1_WIDTH  16
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL1_SHIFT  0
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL1_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL1_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU0PLLCR2_PLLCTRL1_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL4_WIDTH  16
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL4_SHIFT  16
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL4_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL4_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL4_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL3_WIDTH  16
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL3_SHIFT  0
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL3_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL3_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU0PLLCR3_PLLCTRL3_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU0PLLCR4_PLLCTRL5_WIDTH  16
#define PCP_RB_MCBX_MCU0PLLCR4_PLLCTRL5_SHIFT  0
#define PCP_RB_MCBX_MCU0PLLCR4_PLLCTRL5_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU0PLLCR4_PLLCTRL5_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU0PLLCR4_PLLCTRL5_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU0PLLSR_LOCK_WIDTH  1
#define PCP_RB_MCBX_MCU0PLLSR_LOCK_SHIFT  0
#define PCP_RB_MCBX_MCU0PLLSR_LOCK_MASK  0x00000001U
#define PCP_RB_MCBX_MCU0PLLSR_LOCK_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU0PLLSR_LOCK_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU0RCR_INTFCRST_WIDTH  1
#define PCP_RB_MCBX_MCU0RCR_INTFCRST_SHIFT  4
#define PCP_RB_MCBX_MCU0RCR_INTFCRST_MASK  0x00000010U
#define PCP_RB_MCBX_MCU0RCR_INTFCRST_RD(src)  (((src) & 0x00000010U)>>4)
#define PCP_RB_MCBX_MCU0RCR_INTFCRST_SET(dst,src)  (((dst) & ~0x00000010U) | (((u32)(src)<<4) & 0x00000010U))

#define PCP_RB_MCBX_MCU0RCR_DMCAPBRST_WIDTH  1
#define PCP_RB_MCBX_MCU0RCR_DMCAPBRST_SHIFT  3
#define PCP_RB_MCBX_MCU0RCR_DMCAPBRST_MASK  0x00000008U
#define PCP_RB_MCBX_MCU0RCR_DMCAPBRST_RD(src)  (((src) & 0x00000008U)>>3)
#define PCP_RB_MCBX_MCU0RCR_DMCAPBRST_SET(dst,src)  (((dst) & ~0x00000008U) | (((u32)(src)<<3) & 0x00000008U))

#define PCP_RB_MCBX_MCU0RCR_PHYDLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU0RCR_PHYDLLRST_SHIFT  2
#define PCP_RB_MCBX_MCU0RCR_PHYDLLRST_MASK  0x00000004U
#define PCP_RB_MCBX_MCU0RCR_PHYDLLRST_RD(src)  (((src) & 0x00000004U)>>2)
#define PCP_RB_MCBX_MCU0RCR_PHYDLLRST_SET(dst,src)  (((dst) & ~0x00000004U) | (((u32)(src)<<2) & 0x00000004U))

#define PCP_RB_MCBX_MCU0RCR_PHYRST_WIDTH  1
#define PCP_RB_MCBX_MCU0RCR_PHYRST_SHIFT  1
#define PCP_RB_MCBX_MCU0RCR_PHYRST_MASK  0x00000002U
#define PCP_RB_MCBX_MCU0RCR_PHYRST_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCBX_MCU0RCR_PHYRST_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCBX_MCU0RCR_RST_WIDTH  1
#define PCP_RB_MCBX_MCU0RCR_RST_SHIFT  0
#define PCP_RB_MCBX_MCU0RCR_RST_MASK  0x00000001U
#define PCP_RB_MCBX_MCU0RCR_RST_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU0RCR_RST_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU1CCR_CLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU1CCR_CLKEN_SHIFT  11
#define PCP_RB_MCBX_MCU1CCR_CLKEN_MASK  0x00000800U
#define PCP_RB_MCBX_MCU1CCR_CLKEN_RD(src)  (((src) & 0x00000800U)>>11)
#define PCP_RB_MCBX_MCU1CCR_CLKEN_SET(dst,src)  (((dst) & ~0x00000800U) | (((u32)(src)<<11) & 0x00000800U))

#define PCP_RB_MCBX_MCU1CCR_CLKPD_WIDTH  1
#define PCP_RB_MCBX_MCU1CCR_CLKPD_SHIFT  14
#define PCP_RB_MCBX_MCU1CCR_CLKPD_MASK  0x00004000U
#define PCP_RB_MCBX_MCU1CCR_CLKPD_RD(src)  (((src) & 0x00004000U)>>14)
#define PCP_RB_MCBX_MCU1CCR_CLKPD_SET(dst,src)  (((dst) & ~0x00004000U) | (((u32)(src)<<14) & 0x00004000U))

#define PCP_RB_MCBX_MCU1CCR_CLKRST_WIDTH  1
#define PCP_RB_MCBX_MCU1CCR_CLKRST_SHIFT  15
#define PCP_RB_MCBX_MCU1CCR_CLKRST_MASK  0x00008000U
#define PCP_RB_MCBX_MCU1CCR_CLKRST_RD(src)  (((src) & 0x00008000U)>>15)
#define PCP_RB_MCBX_MCU1CCR_CLKRST_SET(dst,src)  (((dst) & ~0x00008000U) | (((u32)(src)<<15) & 0x00008000U))

#define PCP_RB_MCBX_MCU1PLLCR0_PD_WIDTH  1
#define PCP_RB_MCBX_MCU1PLLCR0_PD_SHIFT  31
#define PCP_RB_MCBX_MCU1PLLCR0_PD_MASK  0x80000000U
#define PCP_RB_MCBX_MCU1PLLCR0_PD_RD(src)  (((src) & 0x80000000U)>>31)
#define PCP_RB_MCBX_MCU1PLLCR0_PD_SET(dst,src)  (((dst) & ~0x80000000U) | (((u32)(src)<<31) & 0x80000000U))

#define PCP_RB_MCBX_MCU1PLLCR0_BYP_WIDTH  1
#define PCP_RB_MCBX_MCU1PLLCR0_BYP_SHIFT  29
#define PCP_RB_MCBX_MCU1PLLCR0_BYP_MASK  0x20000000U
#define PCP_RB_MCBX_MCU1PLLCR0_BYP_RD(src)  (((src) & 0x20000000U)>>29)
#define PCP_RB_MCBX_MCU1PLLCR0_BYP_SET(dst,src)  (((dst) & ~0x20000000U) | (((u32)(src)<<29) & 0x20000000U))

#define PCP_RB_MCBX_MCU1PLLCR0_PLLCLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU1PLLCR0_PLLCLKEN_SHIFT  17
#define PCP_RB_MCBX_MCU1PLLCR0_PLLCLKEN_MASK  0x00020000U
#define PCP_RB_MCBX_MCU1PLLCR0_PLLCLKEN_RD(src)  (((src) & 0x00020000U)>>17)
#define PCP_RB_MCBX_MCU1PLLCR0_PLLCLKEN_SET(dst,src)  (((dst) & ~0x00020000U) | (((u32)(src)<<17) & 0x00020000U))

#define PCP_RB_MCBX_MCU1PLLCR0_PLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU1PLLCR0_PLLRST_SHIFT  16
#define PCP_RB_MCBX_MCU1PLLCR0_PLLRST_MASK  0x00010000U
#define PCP_RB_MCBX_MCU1PLLCR0_PLLRST_RD(src)  (((src) & 0x00010000U)>>16)
#define PCP_RB_MCBX_MCU1PLLCR0_PLLRST_SET(dst,src)  (((dst) & ~0x00010000U) | (((u32)(src)<<16) & 0x00010000U))

#define PCP_RB_MCBX_MCU1PLLCR0_ODIV2_WIDTH  2
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV2_SHIFT  9
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV2_MASK  0x00000600U
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV2_RD(src)  (((src) & 0x00000600U)>>9)
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV2_SET(dst,src)  (((dst) & ~0x00000600U) | (((u32)(src)<<9) & 0x00000600U))

#define PCP_RB_MCBX_MCU1PLLCR0_ODIV3_WIDTH  1
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV3_SHIFT  8
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV3_MASK  0x00000100U
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV3_RD(src)  (((src) & 0x00000100U)>>8)
#define PCP_RB_MCBX_MCU1PLLCR0_ODIV3_SET(dst,src)  (((dst) & ~0x00000100U) | (((u32)(src)<<8) & 0x00000100U))

#define PCP_RB_MCBX_MCU1PLLCR0_FBDIVC_WIDTH  7
#define PCP_RB_MCBX_MCU1PLLCR0_FBDIVC_SHIFT  0
#define PCP_RB_MCBX_MCU1PLLCR0_FBDIVC_MASK  0x0000007FU
#define PCP_RB_MCBX_MCU1PLLCR0_FBDIVC_RD(src)  (((src) & 0x0000007FU)>>0)
#define PCP_RB_MCBX_MCU1PLLCR0_FBDIVC_SET(dst,src)  (((dst) & ~0x0000007FU) | (((u32)(src)<<0) & 0x0000007FU))

#define PCP_RB_MCBX_MCU1PLLCR1_LF_RES_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU1PLLCR1_LF_RES_CTRL_SHIFT  14
#define PCP_RB_MCBX_MCU1PLLCR1_LF_RES_CTRL_MASK  0x0001C000U
#define PCP_RB_MCBX_MCU1PLLCR1_LF_RES_CTRL_RD(src)  (((src) & 0x0001C000U)>>14)
#define PCP_RB_MCBX_MCU1PLLCR1_LF_RES_CTRL_SET(dst,src)  (((dst) & ~0x0001C000U) | (((u32)(src)<<14) & 0x0001C000U))

#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP2_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP2_CTRL_SHIFT  11
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP2_CTRL_MASK  0x00003800U
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP2_CTRL_RD(src)  (((src) & 0x00003800U)>>11)
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP2_CTRL_SET(dst,src)  (((dst) & ~0x00003800U) | (((u32)(src)<<11) & 0x00003800U))

#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP_CTRL_SHIFT  8
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP_CTRL_MASK  0x00000700U
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP_CTRL_RD(src)  (((src) & 0x00000700U)>>8)
#define PCP_RB_MCBX_MCU1PLLCR1_LF_CAP_CTRL_SET(dst,src)  (((dst) & ~0x00000700U) | (((u32)(src)<<8) & 0x00000700U))

#define PCP_RB_MCBX_MCU1PLLCR1_PFD_RST_DLY_WIDTH  2
#define PCP_RB_MCBX_MCU1PLLCR1_PFD_RST_DLY_SHIFT  6
#define PCP_RB_MCBX_MCU1PLLCR1_PFD_RST_DLY_MASK  0x000000C0U
#define PCP_RB_MCBX_MCU1PLLCR1_PFD_RST_DLY_RD(src)  (((src) & 0x000000C0U)>>6)
#define PCP_RB_MCBX_MCU1PLLCR1_PFD_RST_DLY_SET(dst,src)  (((dst) & ~0x000000C0U) | (((u32)(src)<<6) & 0x000000C0U))

#define PCP_RB_MCBX_MCU1PLLCR1_LD_ACRCY_WIDTH  2
#define PCP_RB_MCBX_MCU1PLLCR1_LD_ACRCY_SHIFT  4
#define PCP_RB_MCBX_MCU1PLLCR1_LD_ACRCY_MASK  0x00000030U
#define PCP_RB_MCBX_MCU1PLLCR1_LD_ACRCY_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCBX_MCU1PLLCR1_LD_ACRCY_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCBX_MCU1PLLCR1_CP_ICTRL_WIDTH  4
#define PCP_RB_MCBX_MCU1PLLCR1_CP_ICTRL_SHIFT  0
#define PCP_RB_MCBX_MCU1PLLCR1_CP_ICTRL_MASK  0x0000000FU
#define PCP_RB_MCBX_MCU1PLLCR1_CP_ICTRL_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCBX_MCU1PLLCR1_CP_ICTRL_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL2_WIDTH  16
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL2_SHIFT  16
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL2_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL2_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL2_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL1_WIDTH  16
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL1_SHIFT  0
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL1_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL1_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU1PLLCR2_PLLCTRL1_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL4_WIDTH  16
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL4_SHIFT  16
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL4_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL4_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL4_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL3_WIDTH  16
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL3_SHIFT  0
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL3_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL3_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU1PLLCR3_PLLCTRL3_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU1PLLCR4_PLLCTRL5_WIDTH  16
#define PCP_RB_MCBX_MCU1PLLCR4_PLLCTRL5_SHIFT  0
#define PCP_RB_MCBX_MCU1PLLCR4_PLLCTRL5_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU1PLLCR4_PLLCTRL5_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU1PLLCR4_PLLCTRL5_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU1PLLSR_LOCK_WIDTH  1
#define PCP_RB_MCBX_MCU1PLLSR_LOCK_SHIFT  0
#define PCP_RB_MCBX_MCU1PLLSR_LOCK_MASK  0x00000001U
#define PCP_RB_MCBX_MCU1PLLSR_LOCK_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU1PLLSR_LOCK_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU1RCR_INTFCRST_WIDTH  1
#define PCP_RB_MCBX_MCU1RCR_INTFCRST_SHIFT  4
#define PCP_RB_MCBX_MCU1RCR_INTFCRST_MASK  0x00000010U
#define PCP_RB_MCBX_MCU1RCR_INTFCRST_RD(src)  (((src) & 0x00000010U)>>4)
#define PCP_RB_MCBX_MCU1RCR_INTFCRST_SET(dst,src)  (((dst) & ~0x00000010U) | (((u32)(src)<<4) & 0x00000010U))

#define PCP_RB_MCBX_MCU1RCR_DMCAPBRST_WIDTH  1
#define PCP_RB_MCBX_MCU1RCR_DMCAPBRST_SHIFT  3
#define PCP_RB_MCBX_MCU1RCR_DMCAPBRST_MASK  0x00000008U
#define PCP_RB_MCBX_MCU1RCR_DMCAPBRST_RD(src)  (((src) & 0x00000008U)>>3)
#define PCP_RB_MCBX_MCU1RCR_DMCAPBRST_SET(dst,src)  (((dst) & ~0x00000008U) | (((u32)(src)<<3) & 0x00000008U))

#define PCP_RB_MCBX_MCU1RCR_PHYDLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU1RCR_PHYDLLRST_SHIFT  2
#define PCP_RB_MCBX_MCU1RCR_PHYDLLRST_MASK  0x00000004U
#define PCP_RB_MCBX_MCU1RCR_PHYDLLRST_RD(src)  (((src) & 0x00000004U)>>2)
#define PCP_RB_MCBX_MCU1RCR_PHYDLLRST_SET(dst,src)  (((dst) & ~0x00000004U) | (((u32)(src)<<2) & 0x00000004U))

#define PCP_RB_MCBX_MCU1RCR_PHYRST_WIDTH  1
#define PCP_RB_MCBX_MCU1RCR_PHYRST_SHIFT  1
#define PCP_RB_MCBX_MCU1RCR_PHYRST_MASK  0x00000002U
#define PCP_RB_MCBX_MCU1RCR_PHYRST_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCBX_MCU1RCR_PHYRST_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCBX_MCU1RCR_RST_WIDTH  1
#define PCP_RB_MCBX_MCU1RCR_RST_SHIFT  0
#define PCP_RB_MCBX_MCU1RCR_RST_MASK  0x00000001U
#define PCP_RB_MCBX_MCU1RCR_RST_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU1RCR_RST_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU2CCR_CLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU2CCR_CLKEN_SHIFT  11
#define PCP_RB_MCBX_MCU2CCR_CLKEN_MASK  0x00000800U
#define PCP_RB_MCBX_MCU2CCR_CLKEN_RD(src)  (((src) & 0x00000800U)>>11)
#define PCP_RB_MCBX_MCU2CCR_CLKEN_SET(dst,src)  (((dst) & ~0x00000800U) | (((u32)(src)<<11) & 0x00000800U))

#define PCP_RB_MCBX_MCU2CCR_CLKPD_WIDTH  1
#define PCP_RB_MCBX_MCU2CCR_CLKPD_SHIFT  14
#define PCP_RB_MCBX_MCU2CCR_CLKPD_MASK  0x00004000U
#define PCP_RB_MCBX_MCU2CCR_CLKPD_RD(src)  (((src) & 0x00004000U)>>14)
#define PCP_RB_MCBX_MCU2CCR_CLKPD_SET(dst,src)  (((dst) & ~0x00004000U) | (((u32)(src)<<14) & 0x00004000U))

#define PCP_RB_MCBX_MCU2CCR_CLKRST_WIDTH  1
#define PCP_RB_MCBX_MCU2CCR_CLKRST_SHIFT  15
#define PCP_RB_MCBX_MCU2CCR_CLKRST_MASK  0x00008000U
#define PCP_RB_MCBX_MCU2CCR_CLKRST_RD(src)  (((src) & 0x00008000U)>>15)
#define PCP_RB_MCBX_MCU2CCR_CLKRST_SET(dst,src)  (((dst) & ~0x00008000U) | (((u32)(src)<<15) & 0x00008000U))

#define PCP_RB_MCBX_MCU2PLLCR0_PD_WIDTH  1
#define PCP_RB_MCBX_MCU2PLLCR0_PD_SHIFT  31
#define PCP_RB_MCBX_MCU2PLLCR0_PD_MASK  0x80000000U
#define PCP_RB_MCBX_MCU2PLLCR0_PD_RD(src)  (((src) & 0x80000000U)>>31)
#define PCP_RB_MCBX_MCU2PLLCR0_PD_SET(dst,src)  (((dst) & ~0x80000000U) | (((u32)(src)<<31) & 0x80000000U))

#define PCP_RB_MCBX_MCU2PLLCR0_BYP_WIDTH  1
#define PCP_RB_MCBX_MCU2PLLCR0_BYP_SHIFT  29
#define PCP_RB_MCBX_MCU2PLLCR0_BYP_MASK  0x20000000U
#define PCP_RB_MCBX_MCU2PLLCR0_BYP_RD(src)  (((src) & 0x20000000U)>>29)
#define PCP_RB_MCBX_MCU2PLLCR0_BYP_SET(dst,src)  (((dst) & ~0x20000000U) | (((u32)(src)<<29) & 0x20000000U))

#define PCP_RB_MCBX_MCU2PLLCR0_PLLCLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU2PLLCR0_PLLCLKEN_SHIFT  17
#define PCP_RB_MCBX_MCU2PLLCR0_PLLCLKEN_MASK  0x00020000U
#define PCP_RB_MCBX_MCU2PLLCR0_PLLCLKEN_RD(src)  (((src) & 0x00020000U)>>17)
#define PCP_RB_MCBX_MCU2PLLCR0_PLLCLKEN_SET(dst,src)  (((dst) & ~0x00020000U) | (((u32)(src)<<17) & 0x00020000U))

#define PCP_RB_MCBX_MCU2PLLCR0_PLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU2PLLCR0_PLLRST_SHIFT  16
#define PCP_RB_MCBX_MCU2PLLCR0_PLLRST_MASK  0x00010000U
#define PCP_RB_MCBX_MCU2PLLCR0_PLLRST_RD(src)  (((src) & 0x00010000U)>>16)
#define PCP_RB_MCBX_MCU2PLLCR0_PLLRST_SET(dst,src)  (((dst) & ~0x00010000U) | (((u32)(src)<<16) & 0x00010000U))

#define PCP_RB_MCBX_MCU2PLLCR0_ODIV2_WIDTH  2
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV2_SHIFT  9
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV2_MASK  0x00000600U
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV2_RD(src)  (((src) & 0x00000600U)>>9)
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV2_SET(dst,src)  (((dst) & ~0x00000600U) | (((u32)(src)<<9) & 0x00000600U))

#define PCP_RB_MCBX_MCU2PLLCR0_ODIV3_WIDTH  1
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV3_SHIFT  8
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV3_MASK  0x00000100U
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV3_RD(src)  (((src) & 0x00000100U)>>8)
#define PCP_RB_MCBX_MCU2PLLCR0_ODIV3_SET(dst,src)  (((dst) & ~0x00000100U) | (((u32)(src)<<8) & 0x00000100U))

#define PCP_RB_MCBX_MCU2PLLCR0_FBDIVC_WIDTH  7
#define PCP_RB_MCBX_MCU2PLLCR0_FBDIVC_SHIFT  0
#define PCP_RB_MCBX_MCU2PLLCR0_FBDIVC_MASK  0x0000007FU
#define PCP_RB_MCBX_MCU2PLLCR0_FBDIVC_RD(src)  (((src) & 0x0000007FU)>>0)
#define PCP_RB_MCBX_MCU2PLLCR0_FBDIVC_SET(dst,src)  (((dst) & ~0x0000007FU) | (((u32)(src)<<0) & 0x0000007FU))

#define PCP_RB_MCBX_MCU2PLLCR1_LF_RES_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU2PLLCR1_LF_RES_CTRL_SHIFT  14
#define PCP_RB_MCBX_MCU2PLLCR1_LF_RES_CTRL_MASK  0x0001C000U
#define PCP_RB_MCBX_MCU2PLLCR1_LF_RES_CTRL_RD(src)  (((src) & 0x0001C000U)>>14)
#define PCP_RB_MCBX_MCU2PLLCR1_LF_RES_CTRL_SET(dst,src)  (((dst) & ~0x0001C000U) | (((u32)(src)<<14) & 0x0001C000U))

#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP2_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP2_CTRL_SHIFT  11
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP2_CTRL_MASK  0x00003800U
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP2_CTRL_RD(src)  (((src) & 0x00003800U)>>11)
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP2_CTRL_SET(dst,src)  (((dst) & ~0x00003800U) | (((u32)(src)<<11) & 0x00003800U))

#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP_CTRL_SHIFT  8
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP_CTRL_MASK  0x00000700U
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP_CTRL_RD(src)  (((src) & 0x00000700U)>>8)
#define PCP_RB_MCBX_MCU2PLLCR1_LF_CAP_CTRL_SET(dst,src)  (((dst) & ~0x00000700U) | (((u32)(src)<<8) & 0x00000700U))

#define PCP_RB_MCBX_MCU2PLLCR1_PFD_RST_DLY_WIDTH  2
#define PCP_RB_MCBX_MCU2PLLCR1_PFD_RST_DLY_SHIFT  6
#define PCP_RB_MCBX_MCU2PLLCR1_PFD_RST_DLY_MASK  0x000000C0U
#define PCP_RB_MCBX_MCU2PLLCR1_PFD_RST_DLY_RD(src)  (((src) & 0x000000C0U)>>6)
#define PCP_RB_MCBX_MCU2PLLCR1_PFD_RST_DLY_SET(dst,src)  (((dst) & ~0x000000C0U) | (((u32)(src)<<6) & 0x000000C0U))

#define PCP_RB_MCBX_MCU2PLLCR1_LD_ACRCY_WIDTH  2
#define PCP_RB_MCBX_MCU2PLLCR1_LD_ACRCY_SHIFT  4
#define PCP_RB_MCBX_MCU2PLLCR1_LD_ACRCY_MASK  0x00000030U
#define PCP_RB_MCBX_MCU2PLLCR1_LD_ACRCY_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCBX_MCU2PLLCR1_LD_ACRCY_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCBX_MCU2PLLCR1_CP_ICTRL_WIDTH  4
#define PCP_RB_MCBX_MCU2PLLCR1_CP_ICTRL_SHIFT  0
#define PCP_RB_MCBX_MCU2PLLCR1_CP_ICTRL_MASK  0x0000000FU
#define PCP_RB_MCBX_MCU2PLLCR1_CP_ICTRL_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCBX_MCU2PLLCR1_CP_ICTRL_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL2_WIDTH  16
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL2_SHIFT  16
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL2_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL2_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL2_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL1_WIDTH  16
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL1_SHIFT  0
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL1_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL1_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU2PLLCR2_PLLCTRL1_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL4_WIDTH  16
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL4_SHIFT  16
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL4_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL4_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL4_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL3_WIDTH  16
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL3_SHIFT  0
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL3_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL3_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU2PLLCR3_PLLCTRL3_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU2PLLCR4_PLLCTRL5_WIDTH  16
#define PCP_RB_MCBX_MCU2PLLCR4_PLLCTRL5_SHIFT  0
#define PCP_RB_MCBX_MCU2PLLCR4_PLLCTRL5_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU2PLLCR4_PLLCTRL5_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU2PLLCR4_PLLCTRL5_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU2PLLSR_LOCK_WIDTH  1
#define PCP_RB_MCBX_MCU2PLLSR_LOCK_SHIFT  0
#define PCP_RB_MCBX_MCU2PLLSR_LOCK_MASK  0x00000001U
#define PCP_RB_MCBX_MCU2PLLSR_LOCK_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU2PLLSR_LOCK_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU2RCR_INTFCRST_WIDTH  1
#define PCP_RB_MCBX_MCU2RCR_INTFCRST_SHIFT  4
#define PCP_RB_MCBX_MCU2RCR_INTFCRST_MASK  0x00000010U
#define PCP_RB_MCBX_MCU2RCR_INTFCRST_RD(src)  (((src) & 0x00000010U)>>4)
#define PCP_RB_MCBX_MCU2RCR_INTFCRST_SET(dst,src)  (((dst) & ~0x00000010U) | (((u32)(src)<<4) & 0x00000010U))

#define PCP_RB_MCBX_MCU2RCR_DMCAPBRST_WIDTH  1
#define PCP_RB_MCBX_MCU2RCR_DMCAPBRST_SHIFT  3
#define PCP_RB_MCBX_MCU2RCR_DMCAPBRST_MASK  0x00000008U
#define PCP_RB_MCBX_MCU2RCR_DMCAPBRST_RD(src)  (((src) & 0x00000008U)>>3)
#define PCP_RB_MCBX_MCU2RCR_DMCAPBRST_SET(dst,src)  (((dst) & ~0x00000008U) | (((u32)(src)<<3) & 0x00000008U))

#define PCP_RB_MCBX_MCU2RCR_PHYDLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU2RCR_PHYDLLRST_SHIFT  2
#define PCP_RB_MCBX_MCU2RCR_PHYDLLRST_MASK  0x00000004U
#define PCP_RB_MCBX_MCU2RCR_PHYDLLRST_RD(src)  (((src) & 0x00000004U)>>2)
#define PCP_RB_MCBX_MCU2RCR_PHYDLLRST_SET(dst,src)  (((dst) & ~0x00000004U) | (((u32)(src)<<2) & 0x00000004U))

#define PCP_RB_MCBX_MCU2RCR_PHYRST_WIDTH  1
#define PCP_RB_MCBX_MCU2RCR_PHYRST_SHIFT  1
#define PCP_RB_MCBX_MCU2RCR_PHYRST_MASK  0x00000002U
#define PCP_RB_MCBX_MCU2RCR_PHYRST_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCBX_MCU2RCR_PHYRST_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCBX_MCU2RCR_RST_WIDTH  1
#define PCP_RB_MCBX_MCU2RCR_RST_SHIFT  0
#define PCP_RB_MCBX_MCU2RCR_RST_MASK  0x00000001U
#define PCP_RB_MCBX_MCU2RCR_RST_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU2RCR_RST_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU3CCR_CLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU3CCR_CLKEN_SHIFT  11
#define PCP_RB_MCBX_MCU3CCR_CLKEN_MASK  0x00000800U
#define PCP_RB_MCBX_MCU3CCR_CLKEN_RD(src)  (((src) & 0x00000800U)>>11)
#define PCP_RB_MCBX_MCU3CCR_CLKEN_SET(dst,src)  (((dst) & ~0x00000800U) | (((u32)(src)<<11) & 0x00000800U))

#define PCP_RB_MCBX_MCU3CCR_CLKPD_WIDTH  1
#define PCP_RB_MCBX_MCU3CCR_CLKPD_SHIFT  14
#define PCP_RB_MCBX_MCU3CCR_CLKPD_MASK  0x00004000U
#define PCP_RB_MCBX_MCU3CCR_CLKPD_RD(src)  (((src) & 0x00004000U)>>14)
#define PCP_RB_MCBX_MCU3CCR_CLKPD_SET(dst,src)  (((dst) & ~0x00004000U) | (((u32)(src)<<14) & 0x00004000U))

#define PCP_RB_MCBX_MCU3CCR_CLKRST_WIDTH  1
#define PCP_RB_MCBX_MCU3CCR_CLKRST_SHIFT  15
#define PCP_RB_MCBX_MCU3CCR_CLKRST_MASK  0x00008000U
#define PCP_RB_MCBX_MCU3CCR_CLKRST_RD(src)  (((src) & 0x00008000U)>>15)
#define PCP_RB_MCBX_MCU3CCR_CLKRST_SET(dst,src)  (((dst) & ~0x00008000U) | (((u32)(src)<<15) & 0x00008000U))

#define PCP_RB_MCBX_MCU3PLLCR0_PD_WIDTH  1
#define PCP_RB_MCBX_MCU3PLLCR0_PD_SHIFT  31
#define PCP_RB_MCBX_MCU3PLLCR0_PD_MASK  0x80000000U
#define PCP_RB_MCBX_MCU3PLLCR0_PD_RD(src)  (((src) & 0x80000000U)>>31)
#define PCP_RB_MCBX_MCU3PLLCR0_PD_SET(dst,src)  (((dst) & ~0x80000000U) | (((u32)(src)<<31) & 0x80000000U))

#define PCP_RB_MCBX_MCU3PLLCR0_BYP_WIDTH  1
#define PCP_RB_MCBX_MCU3PLLCR0_BYP_SHIFT  29
#define PCP_RB_MCBX_MCU3PLLCR0_BYP_MASK  0x20000000U
#define PCP_RB_MCBX_MCU3PLLCR0_BYP_RD(src)  (((src) & 0x20000000U)>>29)
#define PCP_RB_MCBX_MCU3PLLCR0_BYP_SET(dst,src)  (((dst) & ~0x20000000U) | (((u32)(src)<<29) & 0x20000000U))

#define PCP_RB_MCBX_MCU3PLLCR0_PLLCLKEN_WIDTH  1
#define PCP_RB_MCBX_MCU3PLLCR0_PLLCLKEN_SHIFT  17
#define PCP_RB_MCBX_MCU3PLLCR0_PLLCLKEN_MASK  0x00020000U
#define PCP_RB_MCBX_MCU3PLLCR0_PLLCLKEN_RD(src)  (((src) & 0x00020000U)>>17)
#define PCP_RB_MCBX_MCU3PLLCR0_PLLCLKEN_SET(dst,src)  (((dst) & ~0x00020000U) | (((u32)(src)<<17) & 0x00020000U))

#define PCP_RB_MCBX_MCU3PLLCR0_PLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU3PLLCR0_PLLRST_SHIFT  16
#define PCP_RB_MCBX_MCU3PLLCR0_PLLRST_MASK  0x00010000U
#define PCP_RB_MCBX_MCU3PLLCR0_PLLRST_RD(src)  (((src) & 0x00010000U)>>16)
#define PCP_RB_MCBX_MCU3PLLCR0_PLLRST_SET(dst,src)  (((dst) & ~0x00010000U) | (((u32)(src)<<16) & 0x00010000U))

#define PCP_RB_MCBX_MCU3PLLCR0_ODIV2_WIDTH  2
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV2_SHIFT  9
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV2_MASK  0x00000600U
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV2_RD(src)  (((src) & 0x00000600U)>>9)
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV2_SET(dst,src)  (((dst) & ~0x00000600U) | (((u32)(src)<<9) & 0x00000600U))

#define PCP_RB_MCBX_MCU3PLLCR0_ODIV3_WIDTH  1
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV3_SHIFT  8
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV3_MASK  0x00000100U
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV3_RD(src)  (((src) & 0x00000100U)>>8)
#define PCP_RB_MCBX_MCU3PLLCR0_ODIV3_SET(dst,src)  (((dst) & ~0x00000100U) | (((u32)(src)<<8) & 0x00000100U))

#define PCP_RB_MCBX_MCU3PLLCR0_FBDIVC_WIDTH  7
#define PCP_RB_MCBX_MCU3PLLCR0_FBDIVC_SHIFT  0
#define PCP_RB_MCBX_MCU3PLLCR0_FBDIVC_MASK  0x0000007FU
#define PCP_RB_MCBX_MCU3PLLCR0_FBDIVC_RD(src)  (((src) & 0x0000007FU)>>0)
#define PCP_RB_MCBX_MCU3PLLCR0_FBDIVC_SET(dst,src)  (((dst) & ~0x0000007FU) | (((u32)(src)<<0) & 0x0000007FU))

#define PCP_RB_MCBX_MCU3PLLCR1_LF_RES_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU3PLLCR1_LF_RES_CTRL_SHIFT  14
#define PCP_RB_MCBX_MCU3PLLCR1_LF_RES_CTRL_MASK  0x0001C000U
#define PCP_RB_MCBX_MCU3PLLCR1_LF_RES_CTRL_RD(src)  (((src) & 0x0001C000U)>>14)
#define PCP_RB_MCBX_MCU3PLLCR1_LF_RES_CTRL_SET(dst,src)  (((dst) & ~0x0001C000U) | (((u32)(src)<<14) & 0x0001C000U))

#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP2_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP2_CTRL_SHIFT  11
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP2_CTRL_MASK  0x00003800U
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP2_CTRL_RD(src)  (((src) & 0x00003800U)>>11)
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP2_CTRL_SET(dst,src)  (((dst) & ~0x00003800U) | (((u32)(src)<<11) & 0x00003800U))

#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP_CTRL_WIDTH  3
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP_CTRL_SHIFT  8
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP_CTRL_MASK  0x00000700U
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP_CTRL_RD(src)  (((src) & 0x00000700U)>>8)
#define PCP_RB_MCBX_MCU3PLLCR1_LF_CAP_CTRL_SET(dst,src)  (((dst) & ~0x00000700U) | (((u32)(src)<<8) & 0x00000700U))

#define PCP_RB_MCBX_MCU3PLLCR1_PFD_RST_DLY_WIDTH  2
#define PCP_RB_MCBX_MCU3PLLCR1_PFD_RST_DLY_SHIFT  6
#define PCP_RB_MCBX_MCU3PLLCR1_PFD_RST_DLY_MASK  0x000000C0U
#define PCP_RB_MCBX_MCU3PLLCR1_PFD_RST_DLY_RD(src)  (((src) & 0x000000C0U)>>6)
#define PCP_RB_MCBX_MCU3PLLCR1_PFD_RST_DLY_SET(dst,src)  (((dst) & ~0x000000C0U) | (((u32)(src)<<6) & 0x000000C0U))

#define PCP_RB_MCBX_MCU3PLLCR1_LD_ACRCY_WIDTH  2
#define PCP_RB_MCBX_MCU3PLLCR1_LD_ACRCY_SHIFT  4
#define PCP_RB_MCBX_MCU3PLLCR1_LD_ACRCY_MASK  0x00000030U
#define PCP_RB_MCBX_MCU3PLLCR1_LD_ACRCY_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCBX_MCU3PLLCR1_LD_ACRCY_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCBX_MCU3PLLCR1_CP_ICTRL_WIDTH  4
#define PCP_RB_MCBX_MCU3PLLCR1_CP_ICTRL_SHIFT  0
#define PCP_RB_MCBX_MCU3PLLCR1_CP_ICTRL_MASK  0x0000000FU
#define PCP_RB_MCBX_MCU3PLLCR1_CP_ICTRL_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCBX_MCU3PLLCR1_CP_ICTRL_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL2_WIDTH  16
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL2_SHIFT  16
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL2_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL2_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL2_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL1_WIDTH  16
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL1_SHIFT  0
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL1_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL1_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU3PLLCR2_PLLCTRL1_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL4_WIDTH  16
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL4_SHIFT  16
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL4_MASK  0xFFFF0000U
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL4_RD(src)  (((src) & 0xFFFF0000U)>>16)
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL4_SET(dst,src)  (((dst) & ~0xFFFF0000U) | (((u32)(src)<<16) & 0xFFFF0000U))

#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL3_WIDTH  16
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL3_SHIFT  0
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL3_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL3_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU3PLLCR3_PLLCTRL3_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU3PLLCR4_PLLCTRL5_WIDTH  16
#define PCP_RB_MCBX_MCU3PLLCR4_PLLCTRL5_SHIFT  0
#define PCP_RB_MCBX_MCU3PLLCR4_PLLCTRL5_MASK  0x0000FFFFU
#define PCP_RB_MCBX_MCU3PLLCR4_PLLCTRL5_RD(src)  (((src) & 0x0000FFFFU)>>0)
#define PCP_RB_MCBX_MCU3PLLCR4_PLLCTRL5_SET(dst,src)  (((dst) & ~0x0000FFFFU) | (((u32)(src)<<0) & 0x0000FFFFU))

#define PCP_RB_MCBX_MCU3PLLSR_LOCK_WIDTH  1
#define PCP_RB_MCBX_MCU3PLLSR_LOCK_SHIFT  0
#define PCP_RB_MCBX_MCU3PLLSR_LOCK_MASK  0x00000001U
#define PCP_RB_MCBX_MCU3PLLSR_LOCK_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU3PLLSR_LOCK_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCBX_MCU3RCR_INTFCRST_WIDTH  1
#define PCP_RB_MCBX_MCU3RCR_INTFCRST_SHIFT  4
#define PCP_RB_MCBX_MCU3RCR_INTFCRST_MASK  0x00000010U
#define PCP_RB_MCBX_MCU3RCR_INTFCRST_RD(src)  (((src) & 0x00000010U)>>4)
#define PCP_RB_MCBX_MCU3RCR_INTFCRST_SET(dst,src)  (((dst) & ~0x00000010U) | (((u32)(src)<<4) & 0x00000010U))

#define PCP_RB_MCBX_MCU3RCR_DMCAPBRST_WIDTH  1
#define PCP_RB_MCBX_MCU3RCR_DMCAPBRST_SHIFT  3
#define PCP_RB_MCBX_MCU3RCR_DMCAPBRST_MASK  0x00000008U
#define PCP_RB_MCBX_MCU3RCR_DMCAPBRST_RD(src)  (((src) & 0x00000008U)>>3)
#define PCP_RB_MCBX_MCU3RCR_DMCAPBRST_SET(dst,src)  (((dst) & ~0x00000008U) | (((u32)(src)<<3) & 0x00000008U))

#define PCP_RB_MCBX_MCU3RCR_PHYDLLRST_WIDTH  1
#define PCP_RB_MCBX_MCU3RCR_PHYDLLRST_SHIFT  2
#define PCP_RB_MCBX_MCU3RCR_PHYDLLRST_MASK  0x00000004U
#define PCP_RB_MCBX_MCU3RCR_PHYDLLRST_RD(src)  (((src) & 0x00000004U)>>2)
#define PCP_RB_MCBX_MCU3RCR_PHYDLLRST_SET(dst,src)  (((dst) & ~0x00000004U) | (((u32)(src)<<2) & 0x00000004U))

#define PCP_RB_MCBX_MCU3RCR_PHYRST_WIDTH  1
#define PCP_RB_MCBX_MCU3RCR_PHYRST_SHIFT  1
#define PCP_RB_MCBX_MCU3RCR_PHYRST_MASK  0x00000002U
#define PCP_RB_MCBX_MCU3RCR_PHYRST_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCBX_MCU3RCR_PHYRST_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCBX_MCU3RCR_RST_WIDTH  1
#define PCP_RB_MCBX_MCU3RCR_RST_SHIFT  0
#define PCP_RB_MCBX_MCU3RCR_RST_MASK  0x00000001U
#define PCP_RB_MCBX_MCU3RCR_RST_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCBX_MCU3RCR_RST_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCUX_MCUACR_ABORTREQ_WIDTH  1
#define PCP_RB_MCUX_MCUACR_ABORTREQ_SHIFT  0
#define PCP_RB_MCUX_MCUACR_ABORTREQ_MASK  0x00000001U
#define PCP_RB_MCUX_MCUACR_ABORTREQ_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCUX_MCUACR_ABORTREQ_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCUX_MCUAMCR_APMADDRMAPMODE_WIDTH  3
#define PCP_RB_MCUX_MCUAMCR_APMADDRMAPMODE_SHIFT  0
#define PCP_RB_MCUX_MCUAMCR_APMADDRMAPMODE_MASK  0x00000007U
#define PCP_RB_MCUX_MCUAMCR_APMADDRMAPMODE_RD(src)  (((src) & 0x00000007U)>>0)
#define PCP_RB_MCUX_MCUAMCR_APMADDRMAPMODE_SET(dst,src)  (((dst) & ~0x00000007U) | (((u32)(src)<<0) & 0x00000007U))

#define PCP_RB_MCUX_MCUASR_ABORTACK_WIDTH  1
#define PCP_RB_MCUX_MCUASR_ABORTACK_SHIFT  0
#define PCP_RB_MCUX_MCUASR_ABORTACK_MASK  0x00000001U
#define PCP_RB_MCUX_MCUASR_ABORTACK_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCUX_MCUASR_ABORTACK_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCUX_MCUBISTALERT_CYCLE_COUNT_WIDTH  8
#define PCP_RB_MCUX_MCUBISTALERT_CYCLE_COUNT_SHIFT  0
#define PCP_RB_MCUX_MCUBISTALERT_CYCLE_COUNT_MASK  0x000000FFU
#define PCP_RB_MCUX_MCUBISTALERT_CYCLE_COUNT_RD(src)  (((src) & 0x000000FFU)>>0)
#define PCP_RB_MCUX_MCUBISTALERT_CYCLE_COUNT_SET(dst,src)  (((dst) & ~0x000000FFU) | (((u32)(src)<<0) & 0x000000FFU))

#define PCP_RB_MCUX_MCUBISTCIDBANK_BANK_WIDTH  3
#define PCP_RB_MCUX_MCUBISTCIDBANK_BANK_SHIFT  0
#define PCP_RB_MCUX_MCUBISTCIDBANK_BANK_MASK  0x00000007U
#define PCP_RB_MCUX_MCUBISTCIDBANK_BANK_RD(src)  (((src) & 0x00000007U)>>0)
#define PCP_RB_MCUX_MCUBISTCIDBANK_BANK_SET(dst,src)  (((dst) & ~0x00000007U) | (((u32)(src)<<0) & 0x00000007U))

#define PCP_RB_MCUX_MCUBISTCIDBANK_BG0_WIDTH  2
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG0_SHIFT  4
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG0_MASK  0x00000030U
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG0_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG0_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCUX_MCUBISTCIDBANK_BG1_WIDTH  2
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG1_SHIFT  8
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG1_MASK  0x00000300U
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG1_RD(src)  (((src) & 0x00000300U)>>8)
#define PCP_RB_MCUX_MCUBISTCIDBANK_BG1_SET(dst,src)  (((dst) & ~0x00000300U) | (((u32)(src)<<8) & 0x00000300U))

#define PCP_RB_MCUX_MCUBISTCIDBANK_CID0_WIDTH  3
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID0_SHIFT  12
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID0_MASK  0x00007000U
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID0_RD(src)  (((src) & 0x00007000U)>>12)
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID0_SET(dst,src)  (((dst) & ~0x00007000U) | (((u32)(src)<<12) & 0x00007000U))

#define PCP_RB_MCUX_MCUBISTCIDBANK_CID1_WIDTH  3
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID1_SHIFT  16
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID1_MASK  0x00070000U
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID1_RD(src)  (((src) & 0x00070000U)>>16)
#define PCP_RB_MCUX_MCUBISTCIDBANK_CID1_SET(dst,src)  (((dst) & ~0x00070000U) | (((u32)(src)<<16) & 0x00070000U))

#define PCP_RB_MCUX_MCUBISTCOLADDR_ADDR_WIDTH  18
#define PCP_RB_MCUX_MCUBISTCOLADDR_ADDR_SHIFT  0
#define PCP_RB_MCUX_MCUBISTCOLADDR_ADDR_MASK  0x0003FFFFU
#define PCP_RB_MCUX_MCUBISTCOLADDR_ADDR_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_MCUBISTCOLADDR_ADDR_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_MCUBISTCTL_BISTEN_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_BISTEN_SHIFT  0
#define PCP_RB_MCUX_MCUBISTCTL_BISTEN_MASK  0x00000001U
#define PCP_RB_MCUX_MCUBISTCTL_BISTEN_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCUX_MCUBISTCTL_BISTEN_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCUX_MCUBISTCTL_BISTCRCEN_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_BISTCRCEN_SHIFT  1
#define PCP_RB_MCUX_MCUBISTCTL_BISTCRCEN_MASK  0x00000002U
#define PCP_RB_MCUX_MCUBISTCTL_BISTCRCEN_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCUX_MCUBISTCTL_BISTCRCEN_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCUX_MCUBISTCTL_BIST2T_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_BIST2T_SHIFT  2
#define PCP_RB_MCUX_MCUBISTCTL_BIST2T_MASK  0x00000004U
#define PCP_RB_MCUX_MCUBISTCTL_BIST2T_RD(src)  (((src) & 0x00000004U)>>2)
#define PCP_RB_MCUX_MCUBISTCTL_BIST2T_SET(dst,src)  (((dst) & ~0x00000004U) | (((u32)(src)<<2) & 0x00000004U))

#define PCP_RB_MCUX_MCUBISTCTL_BISTCMPRDSBL_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_BISTCMPRDSBL_SHIFT  3
#define PCP_RB_MCUX_MCUBISTCTL_BISTCMPRDSBL_MASK  0x00000008U
#define PCP_RB_MCUX_MCUBISTCTL_BISTCMPRDSBL_RD(src)  (((src) & 0x00000008U)>>3)
#define PCP_RB_MCUX_MCUBISTCTL_BISTCMPRDSBL_SET(dst,src)  (((dst) & ~0x00000008U) | (((u32)(src)<<3) & 0x00000008U))

#define PCP_RB_MCUX_MCUBISTCTL_STOPONMISCOMPARE_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_STOPONMISCOMPARE_SHIFT  4
#define PCP_RB_MCUX_MCUBISTCTL_STOPONMISCOMPARE_MASK  0x00000010U
#define PCP_RB_MCUX_MCUBISTCTL_STOPONMISCOMPARE_RD(src)  (((src) & 0x00000010U)>>4)
#define PCP_RB_MCUX_MCUBISTCTL_STOPONMISCOMPARE_SET(dst,src)  (((dst) & ~0x00000010U) | (((u32)(src)<<4) & 0x00000010U))

#define PCP_RB_MCUX_MCUBISTCTL_STOPONALERT_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_STOPONALERT_SHIFT  5
#define PCP_RB_MCUX_MCUBISTCTL_STOPONALERT_MASK  0x00000020U
#define PCP_RB_MCUX_MCUBISTCTL_STOPONALERT_RD(src)  (((src) & 0x00000020U)>>5)
#define PCP_RB_MCUX_MCUBISTCTL_STOPONALERT_SET(dst,src)  (((dst) & ~0x00000020U) | (((u32)(src)<<5) & 0x00000020U))

#define PCP_RB_MCUX_MCUBISTCTL_READDBIEN_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_READDBIEN_SHIFT  6
#define PCP_RB_MCUX_MCUBISTCTL_READDBIEN_MASK  0x00000040U
#define PCP_RB_MCUX_MCUBISTCTL_READDBIEN_RD(src)  (((src) & 0x00000040U)>>6)
#define PCP_RB_MCUX_MCUBISTCTL_READDBIEN_SET(dst,src)  (((dst) & ~0x00000040U) | (((u32)(src)<<6) & 0x00000040U))

#define PCP_RB_MCUX_MCUBISTCTL_WRITEDBIEN_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_WRITEDBIEN_SHIFT  7
#define PCP_RB_MCUX_MCUBISTCTL_WRITEDBIEN_MASK  0x00000080U
#define PCP_RB_MCUX_MCUBISTCTL_WRITEDBIEN_RD(src)  (((src) & 0x00000080U)>>7)
#define PCP_RB_MCUX_MCUBISTCTL_WRITEDBIEN_SET(dst,src)  (((dst) & ~0x00000080U) | (((u32)(src)<<7) & 0x00000080U))

#define PCP_RB_MCUX_MCUBISTCTL_MAPCIDTOCS_WIDTH  1
#define PCP_RB_MCUX_MCUBISTCTL_MAPCIDTOCS_SHIFT  8
#define PCP_RB_MCUX_MCUBISTCTL_MAPCIDTOCS_MASK  0x00000100U
#define PCP_RB_MCUX_MCUBISTCTL_MAPCIDTOCS_RD(src)  (((src) & 0x00000100U)>>8)
#define PCP_RB_MCUX_MCUBISTCTL_MAPCIDTOCS_SET(dst,src)  (((dst) & ~0x00000100U) | (((u32)(src)<<8) & 0x00000100U))

#define PCP_RB_MCUX_MCUBISTCTL_RDLOOPCNT_WIDTH  4
#define PCP_RB_MCUX_MCUBISTCTL_RDLOOPCNT_SHIFT  16
#define PCP_RB_MCUX_MCUBISTCTL_RDLOOPCNT_MASK  0x000F0000U
#define PCP_RB_MCUX_MCUBISTCTL_RDLOOPCNT_RD(src)  (((src) & 0x000F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTCTL_RDLOOPCNT_SET(dst,src)  (((dst) & ~0x000F0000U) | (((u32)(src)<<16) & 0x000F0000U))

#define PCP_RB_MCUX_MCUBISTCTL_WRLOOPCNT_WIDTH  4
#define PCP_RB_MCUX_MCUBISTCTL_WRLOOPCNT_SHIFT  20
#define PCP_RB_MCUX_MCUBISTCTL_WRLOOPCNT_MASK  0x00F00000U
#define PCP_RB_MCUX_MCUBISTCTL_WRLOOPCNT_RD(src)  (((src) & 0x00F00000U)>>20)
#define PCP_RB_MCUX_MCUBISTCTL_WRLOOPCNT_SET(dst,src)  (((dst) & ~0x00F00000U) | (((u32)(src)<<20) & 0x00F00000U))

#define PCP_RB_MCUX_MCUBISTDATACSN_LINE0DATACSN_WIDTH  8
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE0DATACSN_SHIFT  0
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE0DATACSN_MASK  0x000000FFU
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE0DATACSN_RD(src)  (((src) & 0x000000FFU)>>0)
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE0DATACSN_SET(dst,src)  (((dst) & ~0x000000FFU) | (((u32)(src)<<0) & 0x000000FFU))

#define PCP_RB_MCUX_MCUBISTDATACSN_LINE1DATACSN_WIDTH  8
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE1DATACSN_SHIFT  8
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE1DATACSN_MASK  0x0000FF00U
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE1DATACSN_RD(src)  (((src) & 0x0000FF00U)>>8)
#define PCP_RB_MCUX_MCUBISTDATACSN_LINE1DATACSN_SET(dst,src)  (((dst) & ~0x0000FF00U) | (((u32)(src)<<8) & 0x0000FF00U))

#define PCP_RB_MCUX_MCUBISTEXECCNT_EXECUTION_COUNT_WIDTH  32
#define PCP_RB_MCUX_MCUBISTEXECCNT_EXECUTION_COUNT_SHIFT  0
#define PCP_RB_MCUX_MCUBISTEXECCNT_EXECUTION_COUNT_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_MCUBISTEXECCNT_EXECUTION_COUNT_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_MCUBISTEXECCNT_EXECUTION_COUNT_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_MCUBISTITERCNT_ITERATION_COUNT_WIDTH  32
#define PCP_RB_MCUX_MCUBISTITERCNT_ITERATION_COUNT_SHIFT  0
#define PCP_RB_MCUX_MCUBISTITERCNT_ITERATION_COUNT_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_MCUBISTITERCNT_ITERATION_COUNT_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_MCUBISTITERCNT_ITERATION_COUNT_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_MCUBISTLINE0STS_LINE0RESULTS_WIDTH  18
#define PCP_RB_MCUX_MCUBISTLINE0STS_LINE0RESULTS_SHIFT  0
#define PCP_RB_MCUX_MCUBISTLINE0STS_LINE0RESULTS_MASK  0x0003FFFFU
#define PCP_RB_MCUX_MCUBISTLINE0STS_LINE0RESULTS_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_MCUBISTLINE0STS_LINE0RESULTS_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_MCUBISTLINE1STS_LINE1RESULTS_WIDTH  18
#define PCP_RB_MCUX_MCUBISTLINE1STS_LINE1RESULTS_SHIFT  0
#define PCP_RB_MCUX_MCUBISTLINE1STS_LINE1RESULTS_MASK  0x0003FFFFU
#define PCP_RB_MCUX_MCUBISTLINE1STS_LINE1RESULTS_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_MCUBISTLINE1STS_LINE1RESULTS_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONWR_WIDTH  5
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONWR_SHIFT  0
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONWR_MASK  0x0000001FU
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONWR_RD(src)  (((src) & 0x0000001FU)>>0)
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONWR_SET(dst,src)  (((dst) & ~0x0000001FU) | (((u32)(src)<<0) & 0x0000001FU))

#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFWR_WIDTH  5
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFWR_SHIFT  8
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFWR_MASK  0x00001F00U
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFWR_RD(src)  (((src) & 0x00001F00U)>>8)
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFWR_SET(dst,src)  (((dst) & ~0x00001F00U) | (((u32)(src)<<8) & 0x00001F00U))

#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONRD_WIDTH  5
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONRD_SHIFT  16
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONRD_MASK  0x001F0000U
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONRD_RD(src)  (((src) & 0x001F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTONRD_SET(dst,src)  (((dst) & ~0x001F0000U) | (((u32)(src)<<16) & 0x001F0000U))

#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFRD_WIDTH  5
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFRD_SHIFT  24
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFRD_MASK  0x1F000000U
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFRD_RD(src)  (((src) & 0x1F000000U)>>24)
#define PCP_RB_MCUX_MCUBISTODTCTL_ODTOFFRD_SET(dst,src)  (((dst) & ~0x1F000000U) | (((u32)(src)<<24) & 0x1F000000U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK0ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK0ODTRD_SHIFT  0
#define PCP_RB_MCUX_MCUBISTODTRD_RANK0ODTRD_MASK  0x0000000FU
#define PCP_RB_MCUX_MCUBISTODTRD_RANK0ODTRD_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK0ODTRD_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK1ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK1ODTRD_SHIFT  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK1ODTRD_MASK  0x000000F0U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK1ODTRD_RD(src)  (((src) & 0x000000F0U)>>4)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK1ODTRD_SET(dst,src)  (((dst) & ~0x000000F0U) | (((u32)(src)<<4) & 0x000000F0U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK2ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK2ODTRD_SHIFT  8
#define PCP_RB_MCUX_MCUBISTODTRD_RANK2ODTRD_MASK  0x00000F00U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK2ODTRD_RD(src)  (((src) & 0x00000F00U)>>8)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK2ODTRD_SET(dst,src)  (((dst) & ~0x00000F00U) | (((u32)(src)<<8) & 0x00000F00U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK3ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK3ODTRD_SHIFT  12
#define PCP_RB_MCUX_MCUBISTODTRD_RANK3ODTRD_MASK  0x0000F000U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK3ODTRD_RD(src)  (((src) & 0x0000F000U)>>12)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK3ODTRD_SET(dst,src)  (((dst) & ~0x0000F000U) | (((u32)(src)<<12) & 0x0000F000U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK4ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK4ODTRD_SHIFT  16
#define PCP_RB_MCUX_MCUBISTODTRD_RANK4ODTRD_MASK  0x000F0000U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK4ODTRD_RD(src)  (((src) & 0x000F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK4ODTRD_SET(dst,src)  (((dst) & ~0x000F0000U) | (((u32)(src)<<16) & 0x000F0000U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK5ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK5ODTRD_SHIFT  20
#define PCP_RB_MCUX_MCUBISTODTRD_RANK5ODTRD_MASK  0x00F00000U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK5ODTRD_RD(src)  (((src) & 0x00F00000U)>>20)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK5ODTRD_SET(dst,src)  (((dst) & ~0x00F00000U) | (((u32)(src)<<20) & 0x00F00000U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK6ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK6ODTRD_SHIFT  24
#define PCP_RB_MCUX_MCUBISTODTRD_RANK6ODTRD_MASK  0x0F000000U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK6ODTRD_RD(src)  (((src) & 0x0F000000U)>>24)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK6ODTRD_SET(dst,src)  (((dst) & ~0x0F000000U) | (((u32)(src)<<24) & 0x0F000000U))

#define PCP_RB_MCUX_MCUBISTODTRD_RANK7ODTRD_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTRD_RANK7ODTRD_SHIFT  28
#define PCP_RB_MCUX_MCUBISTODTRD_RANK7ODTRD_MASK  0xF0000000U
#define PCP_RB_MCUX_MCUBISTODTRD_RANK7ODTRD_RD(src)  (((src) & 0xF0000000U)>>28)
#define PCP_RB_MCUX_MCUBISTODTRD_RANK7ODTRD_SET(dst,src)  (((dst) & ~0xF0000000U) | (((u32)(src)<<28) & 0xF0000000U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK0ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK0ODTWR_SHIFT  0
#define PCP_RB_MCUX_MCUBISTODTWR_RANK0ODTWR_MASK  0x0000000FU
#define PCP_RB_MCUX_MCUBISTODTWR_RANK0ODTWR_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK0ODTWR_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK1ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK1ODTWR_SHIFT  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK1ODTWR_MASK  0x000000F0U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK1ODTWR_RD(src)  (((src) & 0x000000F0U)>>4)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK1ODTWR_SET(dst,src)  (((dst) & ~0x000000F0U) | (((u32)(src)<<4) & 0x000000F0U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK2ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK2ODTWR_SHIFT  8
#define PCP_RB_MCUX_MCUBISTODTWR_RANK2ODTWR_MASK  0x00000F00U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK2ODTWR_RD(src)  (((src) & 0x00000F00U)>>8)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK2ODTWR_SET(dst,src)  (((dst) & ~0x00000F00U) | (((u32)(src)<<8) & 0x00000F00U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK3ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK3ODTWR_SHIFT  12
#define PCP_RB_MCUX_MCUBISTODTWR_RANK3ODTWR_MASK  0x0000F000U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK3ODTWR_RD(src)  (((src) & 0x0000F000U)>>12)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK3ODTWR_SET(dst,src)  (((dst) & ~0x0000F000U) | (((u32)(src)<<12) & 0x0000F000U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK4ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK4ODTWR_SHIFT  16
#define PCP_RB_MCUX_MCUBISTODTWR_RANK4ODTWR_MASK  0x000F0000U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK4ODTWR_RD(src)  (((src) & 0x000F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK4ODTWR_SET(dst,src)  (((dst) & ~0x000F0000U) | (((u32)(src)<<16) & 0x000F0000U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK5ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK5ODTWR_SHIFT  20
#define PCP_RB_MCUX_MCUBISTODTWR_RANK5ODTWR_MASK  0x00F00000U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK5ODTWR_RD(src)  (((src) & 0x00F00000U)>>20)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK5ODTWR_SET(dst,src)  (((dst) & ~0x00F00000U) | (((u32)(src)<<20) & 0x00F00000U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK6ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK6ODTWR_SHIFT  24
#define PCP_RB_MCUX_MCUBISTODTWR_RANK6ODTWR_MASK  0x0F000000U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK6ODTWR_RD(src)  (((src) & 0x0F000000U)>>24)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK6ODTWR_SET(dst,src)  (((dst) & ~0x0F000000U) | (((u32)(src)<<24) & 0x0F000000U))

#define PCP_RB_MCUX_MCUBISTODTWR_RANK7ODTWR_WIDTH  4
#define PCP_RB_MCUX_MCUBISTODTWR_RANK7ODTWR_SHIFT  28
#define PCP_RB_MCUX_MCUBISTODTWR_RANK7ODTWR_MASK  0xF0000000U
#define PCP_RB_MCUX_MCUBISTODTWR_RANK7ODTWR_RD(src)  (((src) & 0xF0000000U)>>28)
#define PCP_RB_MCUX_MCUBISTODTWR_RANK7ODTWR_SET(dst,src)  (((dst) & ~0xF0000000U) | (((u32)(src)<<28) & 0xF0000000U))

#define PCP_RB_MCUX_MCUBISTPAR_T_PARIN_LAT_WIDTH  2
#define PCP_RB_MCUX_MCUBISTPAR_T_PARIN_LAT_SHIFT  0
#define PCP_RB_MCUX_MCUBISTPAR_T_PARIN_LAT_MASK  0x00000003U
#define PCP_RB_MCUX_MCUBISTPAR_T_PARIN_LAT_RD(src)  (((src) & 0x00000003U)>>0)
#define PCP_RB_MCUX_MCUBISTPAR_T_PARIN_LAT_SET(dst,src)  (((dst) & ~0x00000003U) | (((u32)(src)<<0) & 0x00000003U))

#define PCP_RB_MCUX_MCUBISTRANK_LINE0RANK_WIDTH  3
#define PCP_RB_MCUX_MCUBISTRANK_LINE0RANK_SHIFT  0
#define PCP_RB_MCUX_MCUBISTRANK_LINE0RANK_MASK  0x00000007U
#define PCP_RB_MCUX_MCUBISTRANK_LINE0RANK_RD(src)  (((src) & 0x00000007U)>>0)
#define PCP_RB_MCUX_MCUBISTRANK_LINE0RANK_SET(dst,src)  (((dst) & ~0x00000007U) | (((u32)(src)<<0) & 0x00000007U))

#define PCP_RB_MCUX_MCUBISTRANK_LINE1RANK_WIDTH  3
#define PCP_RB_MCUX_MCUBISTRANK_LINE1RANK_SHIFT  4
#define PCP_RB_MCUX_MCUBISTRANK_LINE1RANK_MASK  0x00000070U
#define PCP_RB_MCUX_MCUBISTRANK_LINE1RANK_RD(src)  (((src) & 0x00000070U)>>4)
#define PCP_RB_MCUX_MCUBISTRANK_LINE1RANK_SET(dst,src)  (((dst) & ~0x00000070U) | (((u32)(src)<<4) & 0x00000070U))

#define PCP_RB_MCUX_MCUBISTRANK_LINE0LOGICALRANK_WIDTH  3
#define PCP_RB_MCUX_MCUBISTRANK_LINE0LOGICALRANK_SHIFT  8
#define PCP_RB_MCUX_MCUBISTRANK_LINE0LOGICALRANK_MASK  0x00000700U
#define PCP_RB_MCUX_MCUBISTRANK_LINE0LOGICALRANK_RD(src)  (((src) & 0x00000700U)>>8)
#define PCP_RB_MCUX_MCUBISTRANK_LINE0LOGICALRANK_SET(dst,src)  (((dst) & ~0x00000700U) | (((u32)(src)<<8) & 0x00000700U))

#define PCP_RB_MCUX_MCUBISTRANK_LINE1LOGICALRANK_WIDTH  3
#define PCP_RB_MCUX_MCUBISTRANK_LINE1LOGICALRANK_SHIFT  12
#define PCP_RB_MCUX_MCUBISTRANK_LINE1LOGICALRANK_MASK  0x00007000U
#define PCP_RB_MCUX_MCUBISTRANK_LINE1LOGICALRANK_RD(src)  (((src) & 0x00007000U)>>12)
#define PCP_RB_MCUX_MCUBISTRANK_LINE1LOGICALRANK_SET(dst,src)  (((dst) & ~0x00007000U) | (((u32)(src)<<12) & 0x00007000U))

#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDDATAEN_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDDATAEN_SHIFT  0
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDDATAEN_MASK  0x0000001FU
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDDATAEN_RD(src)  (((src) & 0x0000001FU)>>0)
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDDATAEN_SET(dst,src)  (((dst) & ~0x0000001FU) | (((u32)(src)<<0) & 0x0000001FU))

#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDCSLAT_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDCSLAT_SHIFT  16
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDCSLAT_MASK  0x001F0000U
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDCSLAT_RD(src)  (((src) & 0x001F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTRDEN_TPHYRDCSLAT_SET(dst,src)  (((dst) & ~0x001F0000U) | (((u32)(src)<<16) & 0x001F0000U))

#define PCP_RB_MCUX_MCUBISTRFC_T_RFC_WIDTH  10
#define PCP_RB_MCUX_MCUBISTRFC_T_RFC_SHIFT  0
#define PCP_RB_MCUX_MCUBISTRFC_T_RFC_MASK  0x000003FFU
#define PCP_RB_MCUX_MCUBISTRFC_T_RFC_RD(src)  (((src) & 0x000003FFU)>>0)
#define PCP_RB_MCUX_MCUBISTRFC_T_RFC_SET(dst,src)  (((dst) & ~0x000003FFU) | (((u32)(src)<<0) & 0x000003FFU))

#define PCP_RB_MCUX_MCUBISTROWADDR_ADDR_WIDTH  18
#define PCP_RB_MCUX_MCUBISTROWADDR_ADDR_SHIFT  0
#define PCP_RB_MCUX_MCUBISTROWADDR_ADDR_MASK  0x0003FFFFU
#define PCP_RB_MCUX_MCUBISTROWADDR_ADDR_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_MCUBISTROWADDR_ADDR_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_S_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_S_SHIFT  0
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_S_MASK  0x0000001FU
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_S_RD(src)  (((src) & 0x0000001FU)>>0)
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_S_SET(dst,src)  (((dst) & ~0x0000001FU) | (((u32)(src)<<0) & 0x0000001FU))

#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_L_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_L_SHIFT  8
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_L_MASK  0x00001F00U
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_L_RD(src)  (((src) & 0x00001F00U)>>8)
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_L_SET(dst,src)  (((dst) & ~0x00001F00U) | (((u32)(src)<<8) & 0x00001F00U))

#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_CS_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_CS_SHIFT  16
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_CS_MASK  0x001F0000U
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_CS_RD(src)  (((src) & 0x001F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTRTR_T_RTR_CS_SET(dst,src)  (((dst) & ~0x001F0000U) | (((u32)(src)<<16) & 0x001F0000U))

#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_S_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_S_SHIFT  0
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_S_MASK  0x0000001FU
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_S_RD(src)  (((src) & 0x0000001FU)>>0)
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_S_SET(dst,src)  (((dst) & ~0x0000001FU) | (((u32)(src)<<0) & 0x0000001FU))

#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_L_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_L_SHIFT  8
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_L_MASK  0x00001F00U
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_L_RD(src)  (((src) & 0x00001F00U)>>8)
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_L_SET(dst,src)  (((dst) & ~0x00001F00U) | (((u32)(src)<<8) & 0x00001F00U))

#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_CS_WIDTH  5
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_CS_SHIFT  16
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_CS_MASK  0x001F0000U
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_CS_RD(src)  (((src) & 0x001F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTRTW_T_RTW_CS_SET(dst,src)  (((dst) & ~0x001F0000U) | (((u32)(src)<<16) & 0x001F0000U))

#define PCP_RB_MCUX_MCUBISTSTS_DFI_REQ_WIDTH  1
#define PCP_RB_MCUX_MCUBISTSTS_DFI_REQ_SHIFT  2
#define PCP_RB_MCUX_MCUBISTSTS_DFI_REQ_MASK  0x00000004U
#define PCP_RB_MCUX_MCUBISTSTS_DFI_REQ_RD(src)  (((src) & 0x00000004U)>>2)
#define PCP_RB_MCUX_MCUBISTSTS_DFI_REQ_SET(dst,src)  (((dst) & ~0x00000004U) | (((u32)(src)<<2) & 0x00000004U))

#define PCP_RB_MCUX_MCUBISTSTS_BIST_ERR_WIDTH  1
#define PCP_RB_MCUX_MCUBISTSTS_BIST_ERR_SHIFT  1
#define PCP_RB_MCUX_MCUBISTSTS_BIST_ERR_MASK  0x00000002U
#define PCP_RB_MCUX_MCUBISTSTS_BIST_ERR_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCUX_MCUBISTSTS_BIST_ERR_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCUX_MCUBISTSTS_BIST_DONE_WIDTH  1
#define PCP_RB_MCUX_MCUBISTSTS_BIST_DONE_SHIFT  0
#define PCP_RB_MCUX_MCUBISTSTS_BIST_DONE_MASK  0x00000001U
#define PCP_RB_MCUX_MCUBISTSTS_BIST_DONE_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCUX_MCUBISTSTS_BIST_DONE_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRLAT_WIDTH  5
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRLAT_SHIFT  0
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRLAT_MASK  0x0000001FU
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRLAT_RD(src)  (((src) & 0x0000001FU)>>0)
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRLAT_SET(dst,src)  (((dst) & ~0x0000001FU) | (((u32)(src)<<0) & 0x0000001FU))

#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRCSLAT_WIDTH  5
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRCSLAT_SHIFT  16
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRCSLAT_MASK  0x001F0000U
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRCSLAT_RD(src)  (((src) & 0x001F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRCSLAT_SET(dst,src)  (((dst) & ~0x001F0000U) | (((u32)(src)<<16) & 0x001F0000U))

#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRDATA_WIDTH  1
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRDATA_SHIFT  24
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRDATA_MASK  0x01000000U
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRDATA_RD(src)  (((src) & 0x01000000U)>>24)
#define PCP_RB_MCUX_MCUBISTWRLAT_TPHYWRDATA_SET(dst,src)  (((dst) & ~0x01000000U) | (((u32)(src)<<24) & 0x01000000U))

#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_S_WIDTH  6
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_S_SHIFT  0
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_S_MASK  0x0000003FU
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_S_RD(src)  (((src) & 0x0000003FU)>>0)
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_S_SET(dst,src)  (((dst) & ~0x0000003FU) | (((u32)(src)<<0) & 0x0000003FU))

#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_L_WIDTH  6
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_L_SHIFT  8
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_L_MASK  0x00003F00U
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_L_RD(src)  (((src) & 0x00003F00U)>>8)
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_L_SET(dst,src)  (((dst) & ~0x00003F00U) | (((u32)(src)<<8) & 0x00003F00U))

#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_CS_WIDTH  6
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_CS_SHIFT  16
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_CS_MASK  0x003F0000U
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_CS_RD(src)  (((src) & 0x003F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTWTR_T_WTR_CS_SET(dst,src)  (((dst) & ~0x003F0000U) | (((u32)(src)<<16) & 0x003F0000U))

#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_S_WIDTH  6
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_S_SHIFT  0
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_S_MASK  0x0000003FU
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_S_RD(src)  (((src) & 0x0000003FU)>>0)
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_S_SET(dst,src)  (((dst) & ~0x0000003FU) | (((u32)(src)<<0) & 0x0000003FU))

#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_L_WIDTH  6
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_L_SHIFT  8
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_L_MASK  0x00003F00U
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_L_RD(src)  (((src) & 0x00003F00U)>>8)
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_L_SET(dst,src)  (((dst) & ~0x00003F00U) | (((u32)(src)<<8) & 0x00003F00U))

#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_CS_WIDTH  6
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_CS_SHIFT  16
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_CS_MASK  0x003F0000U
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_CS_RD(src)  (((src) & 0x003F0000U)>>16)
#define PCP_RB_MCUX_MCUBISTWTW_T_WTW_CS_SET(dst,src)  (((dst) & ~0x003F0000U) | (((u32)(src)<<16) & 0x003F0000U))

#define PCP_RB_MCUX_MCUDBGAR_DEBUGGROUPSEL_WIDTH  3
#define PCP_RB_MCUX_MCUDBGAR_DEBUGGROUPSEL_SHIFT  0
#define PCP_RB_MCUX_MCUDBGAR_DEBUGGROUPSEL_MASK  0x00000007U
#define PCP_RB_MCUX_MCUDBGAR_DEBUGGROUPSEL_RD(src)  (((src) & 0x00000007U)>>0)
#define PCP_RB_MCUX_MCUDBGAR_DEBUGGROUPSEL_SET(dst,src)  (((dst) & ~0x00000007U) | (((u32)(src)<<0) & 0x00000007U))

#define PCP_RB_MCUX_MCUDBGDR_DEBUGDATA_WIDTH  32
#define PCP_RB_MCUX_MCUDBGDR_DEBUGDATA_SHIFT  0
#define PCP_RB_MCUX_MCUDBGDR_DEBUGDATA_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_MCUDBGDR_DEBUGDATA_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_MCUDBGDR_DEBUGDATA_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_MCUDBTRNEN_RESPMUXSEL_WIDTH  1
#define PCP_RB_MCUX_MCUDBTRNEN_RESPMUXSEL_SHIFT  31
#define PCP_RB_MCUX_MCUDBTRNEN_RESPMUXSEL_MASK  0x80000000U
#define PCP_RB_MCUX_MCUDBTRNEN_RESPMUXSEL_RD(src)  (((src) & 0x80000000U)>>31)
#define PCP_RB_MCUX_MCUDBTRNEN_RESPMUXSEL_SET(dst,src)  (((dst) & ~0x80000000U) | (((u32)(src)<<31) & 0x80000000U))

#define PCP_RB_MCUX_MCUDBTRNEN_DBTRAINEN_WIDTH  18
#define PCP_RB_MCUX_MCUDBTRNEN_DBTRAINEN_SHIFT  0
#define PCP_RB_MCUX_MCUDBTRNEN_DBTRAINEN_MASK  0x0003FFFFU
#define PCP_RB_MCUX_MCUDBTRNEN_DBTRAINEN_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_MCUDBTRNEN_DBTRAINEN_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_MCUDBTRNRSP_DBTRAINRESPSUM_WIDTH  18
#define PCP_RB_MCUX_MCUDBTRNRSP_DBTRAINRESPSUM_SHIFT  0
#define PCP_RB_MCUX_MCUDBTRNRSP_DBTRAINRESPSUM_MASK  0x0003FFFFU
#define PCP_RB_MCUX_MCUDBTRNRSP_DBTRAINRESPSUM_RD(src)  (((src) & 0x0003FFFFU)>>0)
#define PCP_RB_MCUX_MCUDBTRNRSP_DBTRAINRESPSUM_SET(dst,src)  (((dst) & ~0x0003FFFFU) | (((u32)(src)<<0) & 0x0003FFFFU))

#define PCP_RB_MCUX_MCUDBTRNRSP0_DBTRAINRESP_31_0_WIDTH  32
#define PCP_RB_MCUX_MCUDBTRNRSP0_DBTRAINRESP_31_0_SHIFT  0
#define PCP_RB_MCUX_MCUDBTRNRSP0_DBTRAINRESP_31_0_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_MCUDBTRNRSP0_DBTRAINRESP_31_0_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_MCUDBTRNRSP0_DBTRAINRESP_31_0_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_MCUDBTRNRSP1_DBTRAINRESP_63_32_WIDTH  32
#define PCP_RB_MCUX_MCUDBTRNRSP1_DBTRAINRESP_63_32_SHIFT  0
#define PCP_RB_MCUX_MCUDBTRNRSP1_DBTRAINRESP_63_32_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_MCUDBTRNRSP1_DBTRAINRESP_63_32_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_MCUDBTRNRSP1_DBTRAINRESP_63_32_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_MCUDBTRNRSP2_DBTRAINRESP_71_64_WIDTH  8
#define PCP_RB_MCUX_MCUDBTRNRSP2_DBTRAINRESP_71_64_SHIFT  0
#define PCP_RB_MCUX_MCUDBTRNRSP2_DBTRAINRESP_71_64_MASK  0x000000FFU
#define PCP_RB_MCUX_MCUDBTRNRSP2_DBTRAINRESP_71_64_RD(src)  (((src) & 0x000000FFU)>>0)
#define PCP_RB_MCUX_MCUDBTRNRSP2_DBTRAINRESP_71_64_SET(dst,src)  (((dst) & ~0x000000FFU) | (((u32)(src)<<0) & 0x000000FFU))

#define PCP_RB_MCUX_MCUECR_RDPOISONDISABLE_WIDTH  1
#define PCP_RB_MCUX_MCUECR_RDPOISONDISABLE_SHIFT  0
#define PCP_RB_MCUX_MCUECR_RDPOISONDISABLE_MASK  0x00000001U
#define PCP_RB_MCUX_MCUECR_RDPOISONDISABLE_RD(src)  (((src) & 0x00000001U)>>0)
#define PCP_RB_MCUX_MCUECR_RDPOISONDISABLE_SET(dst,src)  (((dst) & ~0x00000001U) | (((u32)(src)<<0) & 0x00000001U))

#define PCP_RB_MCUX_MCUECR_WRPOISONDISABLE_WIDTH  1
#define PCP_RB_MCUX_MCUECR_WRPOISONDISABLE_SHIFT  1
#define PCP_RB_MCUX_MCUECR_WRPOISONDISABLE_MASK  0x00000002U
#define PCP_RB_MCUX_MCUECR_WRPOISONDISABLE_RD(src)  (((src) & 0x00000002U)>>1)
#define PCP_RB_MCUX_MCUECR_WRPOISONDISABLE_SET(dst,src)  (((dst) & ~0x00000002U) | (((u32)(src)<<1) & 0x00000002U))

#define PCP_RB_MCUX_MCUEMAR_EMA_WIDTH  3
#define PCP_RB_MCUX_MCUEMAR_EMA_SHIFT  0
#define PCP_RB_MCUX_MCUEMAR_EMA_MASK  0x00000007U
#define PCP_RB_MCUX_MCUEMAR_EMA_RD(src)  (((src) & 0x00000007U)>>0)
#define PCP_RB_MCUX_MCUEMAR_EMA_SET(dst,src)  (((dst) & ~0x00000007U) | (((u32)(src)<<0) & 0x00000007U))

#define PCP_RB_MCUX_MCUEMAR_EMAW_WIDTH  2
#define PCP_RB_MCUX_MCUEMAR_EMAW_SHIFT  4
#define PCP_RB_MCUX_MCUEMAR_EMAW_MASK  0x00000030U
#define PCP_RB_MCUX_MCUEMAR_EMAW_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCUX_MCUEMAR_EMAW_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCUX_MCUEMAR_EMAS_WIDTH  1
#define PCP_RB_MCUX_MCUEMAR_EMAS_SHIFT  8
#define PCP_RB_MCUX_MCUEMAR_EMAS_MASK  0x00000100U
#define PCP_RB_MCUX_MCUEMAR_EMAS_RD(src)  (((src) & 0x00000100U)>>8)
#define PCP_RB_MCUX_MCUEMAR_EMAS_SET(dst,src)  (((dst) & ~0x00000100U) | (((u32)(src)<<8) & 0x00000100U))

#define PCP_RB_MCUX_MCUFAINFO0_ADDRLO_WIDTH  32
#define PCP_RB_MCUX_MCUFAINFO0_ADDRLO_SHIFT  0
#define PCP_RB_MCUX_MCUFAINFO0_ADDRLO_MASK  0xFFFFFFFFU
#define PCP_RB_MCUX_MCUFAINFO0_ADDRLO_RD(src)  (((src) & 0xFFFFFFFFU)>>0)
#define PCP_RB_MCUX_MCUFAINFO0_ADDRLO_SET(dst,src)  (((dst) & ~0xFFFFFFFFU) | (((u32)(src)<<0) & 0xFFFFFFFFU))

#define PCP_RB_MCUX_MCUFAINFO1_NS_WIDTH  1
#define PCP_RB_MCUX_MCUFAINFO1_NS_SHIFT  16
#define PCP_RB_MCUX_MCUFAINFO1_NS_MASK  0x00010000U
#define PCP_RB_MCUX_MCUFAINFO1_NS_RD(src)  (((src) & 0x00010000U)>>16)
#define PCP_RB_MCUX_MCUFAINFO1_NS_SET(dst,src)  (((dst) & ~0x00010000U) | (((u32)(src)<<16) & 0x00010000U))

#define PCP_RB_MCUX_MCUFAINFO1_ALLOWRETRY_WIDTH  1
#define PCP_RB_MCUX_MCUFAINFO1_ALLOWRETRY_SHIFT  12
#define PCP_RB_MCUX_MCUFAINFO1_ALLOWRETRY_MASK  0x00001000U
#define PCP_RB_MCUX_MCUFAINFO1_ALLOWRETRY_RD(src)  (((src) & 0x00001000U)>>12)
#define PCP_RB_MCUX_MCUFAINFO1_ALLOWRETRY_SET(dst,src)  (((dst) & ~0x00001000U) | (((u32)(src)<<12) & 0x00001000U))

#define PCP_RB_MCUX_MCUFAINFO1_PCRDTYPE_WIDTH  2
#define PCP_RB_MCUX_MCUFAINFO1_PCRDTYPE_SHIFT  8
#define PCP_RB_MCUX_MCUFAINFO1_PCRDTYPE_MASK  0x00000300U
#define PCP_RB_MCUX_MCUFAINFO1_PCRDTYPE_RD(src)  (((src) & 0x00000300U)>>8)
#define PCP_RB_MCUX_MCUFAINFO1_PCRDTYPE_SET(dst,src)  (((dst) & ~0x00000300U) | (((u32)(src)<<8) & 0x00000300U))

#define PCP_RB_MCUX_MCUFAINFO1_OPCODE_WIDTH  2
#define PCP_RB_MCUX_MCUFAINFO1_OPCODE_SHIFT  4
#define PCP_RB_MCUX_MCUFAINFO1_OPCODE_MASK  0x00000030U
#define PCP_RB_MCUX_MCUFAINFO1_OPCODE_RD(src)  (((src) & 0x00000030U)>>4)
#define PCP_RB_MCUX_MCUFAINFO1_OPCODE_SET(dst,src)  (((dst) & ~0x00000030U) | (((u32)(src)<<4) & 0x00000030U))

#define PCP_RB_MCUX_MCUFAINFO1_ADDRHI_WIDTH  4
#define PCP_RB_MCUX_MCUFAINFO1_ADDRHI_SHIFT  0
#define PCP_RB_MCUX_MCUFAINFO1_ADDRHI_MASK  0x0000000FU
#define PCP_RB_MCUX_MCUFAINFO1_ADDRHI_RD(src)  (((src) & 0x0000000FU)>>0)
#define PCP_RB_MCUX_MCUFAINFO1_ADDRHI_SET(dst,src)  (((dst) & ~0x0000000FU) | (((u32)(src)<<0) & 0x0000000FU))

#define PCP_RB_RBM_RBASR1_MCUAVAIL_WIDTH  8
#define PCP_RB_RBM_RBASR1_MCUAVAIL_SHIFT  24
#define PCP_RB_RBM_RBASR1_MCUAVAIL_MASK  0xFF000000U
#define PCP_RB_RBM_RBASR1_MCUAVAIL_RD(src)  (((src) & 0xFF000000U)>>24)
#define PCP_RB_RBM_RBASR1_MCUAVAIL_SET(dst,src)  (((dst) & ~0xFF000000U) | (((u32)(src)<<24) & 0xFF000000U))

#define PCP_RB_CSW_CSWCR0_DUALMCB_WIDTH  1
#define PCP_RB_CSW_CSWCR0_DUALMCB_SHIFT  0
#define PCP_RB_CSW_CSWCR0_DUALMCB_MASK  0x00000001U
#define PCP_RB_CSW_CSWCR0_DUALMCB_RD(src)  (((src) & 0x00000001U)>>0)

#define PCP_RB_CSW_CSWCR0_MCB0ROUTINGMODE_WIDTH  2
#define PCP_RB_CSW_CSWCR0_MCB0ROUTINGMODE_SHIFT  2
#define PCP_RB_CSW_CSWCR0_MCB0ROUTINGMODE_MASK  0x0000000CU
#define PCP_RB_CSW_CSWCR0_MCB0ROUTINGMODE_RD(src)  (((src) & 0x0000000CU)>>2)

#define PCP_RB_CSW_CSWCR0_MCB1ROUTINGMODE_WIDTH  2
#define PCP_RB_CSW_CSWCR0_MCB1ROUTINGMODE_SHIFT  4
#define PCP_RB_CSW_CSWCR0_MCB1ROUTINGMODE_MASK  0x00000030U
#define PCP_RB_CSW_CSWCR0_MCB1ROUTINGMODE_RD(src)  (((src) & 0x00000030U)>>4)

#define PCP_RB_CSW_CSWCR0_MCBINTLV_WIDTH  1
#define PCP_RB_CSW_CSWCR0_MCBINTLV_SHIFT  6
#define PCP_RB_CSW_CSWCR0_MCBINTLV_MASK  0x00000040U
#define PCP_RB_CSW_CSWCR0_MCBINTLV_RD(src)  (((src) & 0x00000040U)>>6)

#define PCP_RB_CSW_CSWCR0_MCUINTLV_WIDTH  1
#define PCP_RB_CSW_CSWCR0_MCUINTLV_SHIFT  7
#define PCP_RB_CSW_CSWCR0_MCUINTLV_MASK  0x00000080U
#define PCP_RB_CSW_CSWCR0_MCUINTLV_RD(src)  (((src) & 0x00000080U)>>7)

#define PCP_RB_CSW_CSWCR0_HASHEN_WIDTH  1
#define PCP_RB_CSW_CSWCR0_HASHEN_SHIFT  8
#define PCP_RB_CSW_CSWCR0_HASHEN_MASK  0x00000100U
#define PCP_RB_CSW_CSWCR0_HASHEN_RD(src)  (((src) & 0x00000100U)>>8)

#define PCP_RB_CSW_CSWCR0_HASHMASK_WIDTH  2
#define PCP_RB_CSW_CSWCR0_HASHMASK_SHIFT  9
#define PCP_RB_CSW_CSWCR0_HASHMASK_MASK  0x00000600U
#define PCP_RB_CSW_CSWCR0_HASHMASK_RD(src)  (((src) & 0x00000600U)>>9)

#define PCP_RB_MCUX_OFFSET          0x8U
#define PCP_RB_MCBX_MCU0            0U
#define PCP_RB_MCBX_MCU1            1U
#define PCP_RB_MCBX_MCU2            2U
#define PCP_RB_MCBX_MCU3            3U

#define PCP_RB_BASE                 0x7C000000

/* SCU.MCU_RST */
#define SCU_MCU_RST_ADDR            0x5000000c

/* PMU AUXR0 */
#define PCP_RB_MCUX_PMAUXR0_PAGE_OFFSET 0x360
