

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_gap_4'
================================================================
* Date:           Sat Jun  1 06:31:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_gap_4  |      196|      196|       135|          2|          1|    32|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     552|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    28|    3178|    2996|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1334|    -|
|Register         |        -|     -|    4350|    1056|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    28|    7528|    5938|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|       3|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U110  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U111  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U112  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U113  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U114  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U115  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U116  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U117  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U118  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U119  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U120  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U121  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U122  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U123  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  28| 3178| 2996|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_526_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln97_10_fu_714_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln97_11_fu_725_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln97_12_fu_741_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_13_fu_751_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_14_fu_761_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_15_fu_771_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_16_fu_781_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_17_fu_791_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_18_fu_801_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_19_fu_811_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_1_fu_615_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln97_20_fu_821_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_21_fu_831_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_22_fu_841_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_23_fu_851_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_24_fu_861_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_25_fu_871_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_26_fu_881_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_27_fu_891_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln97_2_fu_626_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln97_3_fu_637_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln97_4_fu_648_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln97_5_fu_659_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln97_6_fu_670_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln97_7_fu_681_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln97_8_fu_692_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln97_9_fu_703_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln97_fu_604_p2     |         +|   0|  0|  17|          10|           3|
    |empty_134_fu_560_p2    |         +|   0|  0|  17|          10|          10|
    |icmp_ln92_fu_520_p2    |      icmp|   0|  0|  14|           6|           7|
    |or_ln97_1_fu_582_p2    |        or|   0|  0|  10|          10|           2|
    |or_ln97_2_fu_593_p2    |        or|   0|  0|  10|          10|           2|
    |or_ln97_fu_571_p2      |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 552|         333|         149|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |OutPool3_address0                  |  14|          3|   10|         30|
    |OutPool3_address1                  |  14|          3|   10|         30|
    |OutPool3_address10                 |  14|          3|   10|         30|
    |OutPool3_address11                 |  14|          3|   10|         30|
    |OutPool3_address12                 |  14|          3|   10|         30|
    |OutPool3_address13                 |  14|          3|   10|         30|
    |OutPool3_address14                 |  14|          3|   10|         30|
    |OutPool3_address15                 |  14|          3|   10|         30|
    |OutPool3_address2                  |  14|          3|   10|         30|
    |OutPool3_address3                  |  14|          3|   10|         30|
    |OutPool3_address4                  |  14|          3|   10|         30|
    |OutPool3_address5                  |  14|          3|   10|         30|
    |OutPool3_address6                  |  14|          3|   10|         30|
    |OutPool3_address7                  |  14|          3|   10|         30|
    |OutPool3_address8                  |  14|          3|   10|         30|
    |OutPool3_address9                  |  14|          3|   10|         30|
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter67           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter38_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter39_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter40_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter41_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter42_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter43_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter44_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter45_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter46_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter47_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter48_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter49_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter50_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter51_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter52_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter53_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter54_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter55_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter56_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter57_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter58_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter59_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter60_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter61_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter62_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter63_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter64_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter65_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter66_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_z                 |   9|          2|    6|         12|
    |grp_fu_442_p0                      |  14|          3|   32|         96|
    |grp_fu_442_p1                      |  14|          3|   32|         96|
    |grp_fu_447_p0                      |  14|          3|   32|         96|
    |grp_fu_447_p1                      |  14|          3|   32|         96|
    |grp_fu_451_p0                      |  14|          3|   32|         96|
    |grp_fu_451_p1                      |  14|          3|   32|         96|
    |grp_fu_455_p0                      |  14|          3|   32|         96|
    |grp_fu_455_p1                      |  14|          3|   32|         96|
    |grp_fu_459_p0                      |  14|          3|   32|         96|
    |grp_fu_459_p1                      |  14|          3|   32|         96|
    |grp_fu_463_p0                      |  14|          3|   32|         96|
    |grp_fu_463_p1                      |  14|          3|   32|         96|
    |grp_fu_467_p0                      |  14|          3|   32|         96|
    |grp_fu_467_p1                      |  14|          3|   32|         96|
    |grp_fu_471_p0                      |  14|          3|   32|         96|
    |grp_fu_471_p1                      |  14|          3|   32|         96|
    |grp_fu_475_p0                      |  14|          3|   32|         96|
    |grp_fu_475_p1                      |  14|          3|   32|         96|
    |grp_fu_479_p0                      |  14|          3|   32|         96|
    |grp_fu_479_p1                      |  14|          3|   32|         96|
    |grp_fu_483_p0                      |  14|          3|   32|         96|
    |grp_fu_483_p1                      |  14|          3|   32|         96|
    |grp_fu_487_p0                      |  14|          3|   32|         96|
    |grp_fu_487_p1                      |  14|          3|   32|         96|
    |grp_fu_491_p0                      |  14|          3|   32|         96|
    |grp_fu_491_p1                      |  14|          3|   32|         96|
    |grp_fu_495_p0                      |  14|          3|   32|         96|
    |grp_fu_495_p1                      |  14|          3|   32|         96|
    |grp_fu_499_p0                      |  14|          3|   32|         96|
    |grp_fu_499_p1                      |  14|          3|   32|         96|
    |grp_fu_503_p0                      |  14|          3|   32|         96|
    |grp_fu_503_p1                      |  14|          3|   32|         96|
    |out_index_fu_104                   |   9|          2|    6|         12|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |1334|        291| 1267|       3719|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Average_reg_1421                   |  32|   0|   32|          0|
    |OutPool3_load_10_reg_1071          |  32|   0|   32|          0|
    |OutPool3_load_11_reg_1076          |  32|   0|   32|          0|
    |OutPool3_load_12_reg_1081          |  32|   0|   32|          0|
    |OutPool3_load_13_reg_1086          |  32|   0|   32|          0|
    |OutPool3_load_14_reg_1091          |  32|   0|   32|          0|
    |OutPool3_load_15_reg_1096          |  32|   0|   32|          0|
    |OutPool3_load_16_reg_1181          |  32|   0|   32|          0|
    |OutPool3_load_17_reg_1186          |  32|   0|   32|          0|
    |OutPool3_load_18_reg_1191          |  32|   0|   32|          0|
    |OutPool3_load_19_reg_1196          |  32|   0|   32|          0|
    |OutPool3_load_1_reg_1026           |  32|   0|   32|          0|
    |OutPool3_load_20_reg_1201          |  32|   0|   32|          0|
    |OutPool3_load_21_reg_1206          |  32|   0|   32|          0|
    |OutPool3_load_22_reg_1211          |  32|   0|   32|          0|
    |OutPool3_load_23_reg_1216          |  32|   0|   32|          0|
    |OutPool3_load_24_reg_1221          |  32|   0|   32|          0|
    |OutPool3_load_25_reg_1226          |  32|   0|   32|          0|
    |OutPool3_load_26_reg_1231          |  32|   0|   32|          0|
    |OutPool3_load_27_reg_1236          |  32|   0|   32|          0|
    |OutPool3_load_28_reg_1241          |  32|   0|   32|          0|
    |OutPool3_load_29_reg_1246          |  32|   0|   32|          0|
    |OutPool3_load_2_reg_1031           |  32|   0|   32|          0|
    |OutPool3_load_30_reg_1251          |  32|   0|   32|          0|
    |OutPool3_load_31_reg_1256          |  32|   0|   32|          0|
    |OutPool3_load_3_reg_1036           |  32|   0|   32|          0|
    |OutPool3_load_4_reg_1041           |  32|   0|   32|          0|
    |OutPool3_load_5_reg_1046           |  32|   0|   32|          0|
    |OutPool3_load_6_reg_1051           |  32|   0|   32|          0|
    |OutPool3_load_7_reg_1056           |  32|   0|   32|          0|
    |OutPool3_load_8_reg_1061           |  32|   0|   32|          0|
    |OutPool3_load_9_reg_1066           |  32|   0|   32|          0|
    |OutPool3_load_reg_1021             |  32|   0|   32|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_134_reg_921                  |   8|   0|   10|          2|
    |icmp_ln92_reg_917                  |   1|   0|    1|          0|
    |out_index_fu_104                   |   6|   0|    6|          0|
    |pool_value_10_reg_1311             |  32|   0|   32|          0|
    |pool_value_11_reg_1316             |  32|   0|   32|          0|
    |pool_value_12_reg_1321             |  32|   0|   32|          0|
    |pool_value_13_reg_1326             |  32|   0|   32|          0|
    |pool_value_14_reg_1331             |  32|   0|   32|          0|
    |pool_value_15_reg_1336             |  32|   0|   32|          0|
    |pool_value_16_reg_1341             |  32|   0|   32|          0|
    |pool_value_17_reg_1346             |  32|   0|   32|          0|
    |pool_value_18_reg_1351             |  32|   0|   32|          0|
    |pool_value_19_reg_1356             |  32|   0|   32|          0|
    |pool_value_1_reg_1266              |  32|   0|   32|          0|
    |pool_value_20_reg_1361             |  32|   0|   32|          0|
    |pool_value_21_reg_1366             |  32|   0|   32|          0|
    |pool_value_22_reg_1371             |  32|   0|   32|          0|
    |pool_value_23_reg_1376             |  32|   0|   32|          0|
    |pool_value_24_reg_1381             |  32|   0|   32|          0|
    |pool_value_25_reg_1386             |  32|   0|   32|          0|
    |pool_value_26_reg_1391             |  32|   0|   32|          0|
    |pool_value_27_reg_1396             |  32|   0|   32|          0|
    |pool_value_28_reg_1401             |  32|   0|   32|          0|
    |pool_value_29_reg_1406             |  32|   0|   32|          0|
    |pool_value_2_reg_1271              |  32|   0|   32|          0|
    |pool_value_30_reg_1411             |  32|   0|   32|          0|
    |pool_value_31_reg_1416             |  32|   0|   32|          0|
    |pool_value_3_reg_1276              |  32|   0|   32|          0|
    |pool_value_4_reg_1281              |  32|   0|   32|          0|
    |pool_value_5_reg_1286              |  32|   0|   32|          0|
    |pool_value_6_reg_1291              |  32|   0|   32|          0|
    |pool_value_7_reg_1296              |  32|   0|   32|          0|
    |pool_value_8_reg_1301              |  32|   0|   32|          0|
    |pool_value_9_reg_1306              |  32|   0|   32|          0|
    |pool_value_reg_1261                |  32|   0|   32|          0|
    |z_reg_912                          |   6|   0|    6|          0|
    |OutPool3_load_10_reg_1071          |  64|  32|   32|          0|
    |OutPool3_load_11_reg_1076          |  64|  32|   32|          0|
    |OutPool3_load_12_reg_1081          |  64|  32|   32|          0|
    |OutPool3_load_13_reg_1086          |  64|  32|   32|          0|
    |OutPool3_load_14_reg_1091          |  64|  32|   32|          0|
    |OutPool3_load_15_reg_1096          |  64|  32|   32|          0|
    |OutPool3_load_16_reg_1181          |  64|  32|   32|          0|
    |OutPool3_load_17_reg_1186          |  64|  32|   32|          0|
    |OutPool3_load_18_reg_1191          |  64|  32|   32|          0|
    |OutPool3_load_19_reg_1196          |  64|  32|   32|          0|
    |OutPool3_load_1_reg_1026           |  64|  32|   32|          0|
    |OutPool3_load_20_reg_1201          |  64|  32|   32|          0|
    |OutPool3_load_21_reg_1206          |  64|  32|   32|          0|
    |OutPool3_load_22_reg_1211          |  64|  32|   32|          0|
    |OutPool3_load_23_reg_1216          |  64|  32|   32|          0|
    |OutPool3_load_24_reg_1221          |  64|  32|   32|          0|
    |OutPool3_load_25_reg_1226          |  64|  32|   32|          0|
    |OutPool3_load_26_reg_1231          |  64|  32|   32|          0|
    |OutPool3_load_27_reg_1236          |  64|  32|   32|          0|
    |OutPool3_load_28_reg_1241          |  64|  32|   32|          0|
    |OutPool3_load_29_reg_1246          |  64|  32|   32|          0|
    |OutPool3_load_2_reg_1031           |  64|  32|   32|          0|
    |OutPool3_load_30_reg_1251          |  64|  32|   32|          0|
    |OutPool3_load_31_reg_1256          |  64|  32|   32|          0|
    |OutPool3_load_3_reg_1036           |  64|  32|   32|          0|
    |OutPool3_load_4_reg_1041           |  64|  32|   32|          0|
    |OutPool3_load_5_reg_1046           |  64|  32|   32|          0|
    |OutPool3_load_6_reg_1051           |  64|  32|   32|          0|
    |OutPool3_load_7_reg_1056           |  64|  32|   32|          0|
    |OutPool3_load_8_reg_1061           |  64|  32|   32|          0|
    |OutPool3_load_9_reg_1066           |  64|  32|   32|          0|
    |icmp_ln92_reg_917                  |  64|  32|    1|          0|
    |z_reg_912                          |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |4350|1056| 3239|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1453_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1453_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1453_p_opcode  |  out|    2|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1453_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1453_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1457_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1457_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1457_p_opcode  |  out|    2|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1457_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1457_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1461_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1461_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1461_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|grp_fu_1461_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_gap_4|  return value|
|OutPool3_address0     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce0          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q0           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address1     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce1          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q1           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address2     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce2          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q2           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address3     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce3          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q3           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address4     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce4          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q4           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address5     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce5          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q5           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address6     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce6          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q6           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address7     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce7          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q7           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address8     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce8          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q8           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address9     |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce9          |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q9           |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address10    |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce10         |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q10          |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address11    |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce11         |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q11          |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address12    |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce12         |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q12          |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address13    |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce13         |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q13          |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address14    |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce14         |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q14          |   in|   32|   ap_memory|                             OutPool3|         array|
|OutPool3_address15    |  out|   10|   ap_memory|                             OutPool3|         array|
|OutPool3_ce15         |  out|    1|   ap_memory|                             OutPool3|         array|
|OutPool3_q15          |   in|   32|   ap_memory|                             OutPool3|         array|
|OutGAP4_address0      |  out|    5|   ap_memory|                              OutGAP4|         array|
|OutGAP4_ce0           |  out|    1|   ap_memory|                              OutGAP4|         array|
|OutGAP4_we0           |  out|    1|   ap_memory|                              OutGAP4|         array|
|OutGAP4_d0            |  out|   32|   ap_memory|                              OutGAP4|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

