#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 12 18:56:47 2021
# Process ID: 3204
# Current directory: D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12448 D:\UNL_Spring_2021\CSCE_436\Lecture_20\Lecture_20\Lecture_20.xpr
# Log file: D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/vivado.log
# Journal file: D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name my_counter_ip_v1_0_project -directory D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.tmp/my_counter_ip_v1_0_project d:/UNL_Spring_2021/CSCE_436/Lecture_19/ip_repo/my_counter_ip_1.0/component.xml
update_compile_order -fileset sources_1
current_project Lecture_20
current_project my_counter_ip_v1_0_project
close_project
close_project
open_project D:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name my_counter_ip_v1_0_project -directory D:/UNL_Spring_2021/CSCE_436/Lecture_19/Lecture_19/Lecture_19.tmp/my_counter_ip_v1_0_project d:/UNL_Spring_2021/CSCE_436/Lecture_19/ip_repo/my_counter_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
close_project
open_project D:/UNL_Spring_2021/CSCE_436/Lab3/Lab_3/Lab_3.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/UNL_Spring_2021/CSCE_436/Lab3/Lab_3/Lab_3.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv unl.edu:user:my_oscope_ip:1.0 my_oscope_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_oscope_ip_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_oscope_ip_0/S00_AXI]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name my_oscope_ip_v1_0_project -directory D:/UNL_Spring_2021/CSCE_436/Lab3/Lab_3/Lab_3.tmp/my_oscope_ip_v1_0_project d:/UNL_Spring_2021/CSCE_436/Lab3/ip_repo/my_oscope_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells my_oscope_ip_0]
