Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 15AB21ECBA0
	for <lists+qemu-devel@lfdr.de>; Wed,  3 Jun 2020 10:33:28 +0200 (CEST)
Received: from localhost ([::1]:33796 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jgOpz-0005ZL-5S
	for lists+qemu-devel@lfdr.de; Wed, 03 Jun 2020 04:33:27 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:42126)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philippe.mathieu.daude@gmail.com>)
 id 1jgOon-0004tN-Dm; Wed, 03 Jun 2020 04:32:13 -0400
Received: from mail-wr1-x444.google.com ([2a00:1450:4864:20::444]:43054)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philippe.mathieu.daude@gmail.com>)
 id 1jgOol-0004sx-AO; Wed, 03 Jun 2020 04:32:12 -0400
Received: by mail-wr1-x444.google.com with SMTP id l10so1346815wrr.10;
 Wed, 03 Jun 2020 01:32:10 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=sender:subject:to:cc:references:from:message-id:date:user-agent
 :mime-version:in-reply-to:content-language:content-transfer-encoding;
 bh=DoZJcryCYWdIhRKE/ACAihvytmzm/nM3wkfzPV8Y5Q8=;
 b=S5VDUIg7tM4MuxhWxix26zxHtUPCZeg9QOE7ituutFmYFvgbC2hhlrF2CCzK1HI7G+
 ZgyDGgjMTrUliihR3eJwqPriJZfFk106wGW4xsvd+Xvy4wko+YqnSH/yntWt3msyHpI+
 /UD7ehV8Z9tbv+Mqv9OBCwoTHlNatKwCcQiMwck8xjKTueezR+YPSULMiXoClqrRzXau
 Ru7mXmwr31BZirx0AOTVC8cdVbzMnSjBUkIMO+rPiTmpAnnT/GXgcwmF7DsIosRmTeAb
 zlToGtZiGIFYxBz0ErOUl1mjNSw3ubcHNEHZA4nce/KisOvxB4DEWq3RLnSejaLieRUG
 Bmdw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:sender:subject:to:cc:references:from:message-id
 :date:user-agent:mime-version:in-reply-to:content-language
 :content-transfer-encoding;
 bh=DoZJcryCYWdIhRKE/ACAihvytmzm/nM3wkfzPV8Y5Q8=;
 b=LqsIFMGJlpvWxnIdRDQPBAOThNEY+rgSU0vJPh9l89rS8Moo7OCrXr5IsCXmL7okv3
 SdPZJpMOzzZ5AtjAwITYqGqwnsEkAWqX5MunKI/U96UgznnSo/hhlNxgNrCzrSnIhZkI
 D4iC/tX75wSdpLy++amXHEQF29xK1a1fNx5CBM1FfXipY8PEtmQmIcVkBXeVPVVY/z4R
 yvm5YZ0wvKJognQnOioxq4DqUhwQNNJ3x+H1t8G1JnO85ht28SWGQBVu9Ou7Mp1EEUUs
 s73Vm+0OOQ3YPtwdT5cIGuDNYaCp1XgzaCC384DSrQtiMZizRJgyw4R7McLKivpE9lB7
 Kmxw==
X-Gm-Message-State: AOAM531N4gyojzki+mAPkIq0eSgbrbuuymxVIx9idPz+6mR6ZBFmasfn
 tjCZASnsPDRWyaslYzvsBgA=
X-Google-Smtp-Source: ABdhPJyxfnB7xqOnArhymhiiJjC2Ou1e3f6RH1P6Qbmx3zJeorW89BNPTeAenSNAMZII81CwrtWYsA==
X-Received: by 2002:a05:6000:1292:: with SMTP id
 f18mr30430938wrx.208.1591173129014; 
 Wed, 03 Jun 2020 01:32:09 -0700 (PDT)
Received: from [192.168.1.43] (181.red-88-10-103.dynamicip.rima-tde.net.
 [88.10.103.181])
 by smtp.gmail.com with ESMTPSA id k21sm2256205wrd.24.2020.06.03.01.32.08
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 03 Jun 2020 01:32:08 -0700 (PDT)
Subject: Re: [PATCH 1/2] sd: sdhci: Implement basic vendor specific register
 support
To: Guenter Roeck <linux@roeck-us.net>,
 Peter Maydell <peter.maydell@linaro.org>
References: <20200603052404.30788-1-linux@roeck-us.net>
 <20200603052404.30788-2-linux@roeck-us.net>
 <bac1b68a-3cee-5e60-dd6e-a866b04d2226@amsat.org>
 <081d1cc3-31d3-0144-8bc0-00105f810cdc@roeck-us.net>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <f4bug@amsat.org>
Message-ID: <ae39c17d-4162-b288-26e5-b0ac5808318b@amsat.org>
Date: Wed, 3 Jun 2020 10:32:07 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.5.0
MIME-Version: 1.0
In-Reply-To: <081d1cc3-31d3-0144-8bc0-00105f810cdc@roeck-us.net>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::444;
 envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-wr1-x444.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -16
X-Spam_score: -1.7
X-Spam_bar: -
X-Spam_report: (-1.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FORGED_FROMDOMAIN=0.001,
 FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.249,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Andrey Smirnov <andrew.smirnov@gmail.com>, qemu-arm@nongnu.org,
 qemu-devel@nongnu.org, Jean-Christophe Dubois <jcd@tribudubois.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 6/3/20 8:58 AM, Guenter Roeck wrote:
> On 6/2/20 11:37 PM, Philippe Mathieu-Daudé wrote:
>> Hi Guenter,
>>
>> On 6/3/20 7:24 AM, Guenter Roeck wrote:
>>> The Linux kernel's IMX code now uses vendor specific commands.
>>> This results in endless warnings when booting the Linux kernel.
>>>
>>> sdhci-esdhc-imx 2194000.usdhc: esdhc_wait_for_card_clock_gate_off:
>>> 	card clock still not gate off in 100us!.
>>>
>>> Implement support for the vendor specific command implemented in IMX hardware
>>> to be able to avoid this warning.
>>>
>>> Signed-off-by: Guenter Roeck <linux@roeck-us.net>
>>> ---
>>>  hw/sd/sdhci-internal.h |  5 +++++
>>>  hw/sd/sdhci.c          | 18 +++++++++++++++++-
>>>  include/hw/sd/sdhci.h  |  5 +++++
>>>  3 files changed, 27 insertions(+), 1 deletion(-)
>>>
>>> diff --git a/hw/sd/sdhci-internal.h b/hw/sd/sdhci-internal.h
>>> index e7c8a523b5..e8c753d6d1 100644
>>> --- a/hw/sd/sdhci-internal.h
>>> +++ b/hw/sd/sdhci-internal.h
>>> @@ -75,6 +75,7 @@
>>>  #define SDHC_CMD_INHIBIT               0x00000001
>>>  #define SDHC_DATA_INHIBIT              0x00000002
>>>  #define SDHC_DAT_LINE_ACTIVE           0x00000004
>>> +#define SDHC_IMX_CLOCK_GATE_OFF        0x00000080
>>>  #define SDHC_DOING_WRITE               0x00000100
>>>  #define SDHC_DOING_READ                0x00000200
>>>  #define SDHC_SPACE_AVAILABLE           0x00000400
>>> @@ -289,7 +290,10 @@ extern const VMStateDescription sdhci_vmstate;
>>>  
>>>  
>>>  #define ESDHC_MIX_CTRL                  0x48
>>> +
>>>  #define ESDHC_VENDOR_SPEC               0xc0
>>> +#define ESDHC_IMX_FRC_SDCLK_ON          (1 << 8)
>>
>> I searched for the datasheet but couldn't find any, so I suppose it is
>> only available under NDA. I can not review much (in particular I wanted
>> to check the register sizes), anyway the overall looks OK:
>>
> 
> Actually, I only had to register an account to be able to download
> the datasheets from NXP. Register width is 32 bit.

Yes, thanks for the tip!

"10.3.8.28 Vendor Specific Register (uSDHCx_VEND_SPEC)"

> 
>> Acked-by: Philippe Mathieu-Daudé <f4bug@amsat.org>

^ this can be changed by:

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>

>>
>> Also:
>>
>> Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
>>
> Thanks!
> 
> Guenter
> 
>>> +
>>>  #define ESDHC_DLL_CTRL                  0x60
>>>  
>>>  #define ESDHC_TUNING_CTRL               0xcc
>>> @@ -326,6 +330,7 @@ extern const VMStateDescription sdhci_vmstate;
>>>  #define DEFINE_SDHCI_COMMON_PROPERTIES(_state) \
>>>      DEFINE_PROP_UINT8("sd-spec-version", _state, sd_spec_version, 2), \
>>>      DEFINE_PROP_UINT8("uhs", _state, uhs_mode, UHS_NOT_SUPPORTED), \
>>> +    DEFINE_PROP_UINT8("vendor", _state, vendor, SDHCI_VENDOR_NONE), \
>>>      \
>>>      /* Capabilities registers provide information on supported
>>>       * features of this specific host controller implementation */ \
>>> diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c
>>> index 1b75d7bab9..eb2be6529e 100644
>>> --- a/hw/sd/sdhci.c
>>> +++ b/hw/sd/sdhci.c
>>> @@ -1569,11 +1569,13 @@ static uint64_t usdhc_read(void *opaque, hwaddr offset, unsigned size)
>>>          }
>>>          break;
>>>  
>>> +    case ESDHC_VENDOR_SPEC:
>>> +        ret = s->vendor_spec;
>>> +        break;
>>>      case ESDHC_DLL_CTRL:
>>>      case ESDHC_TUNE_CTRL_STATUS:
>>>      case ESDHC_UNDOCUMENTED_REG27:
>>>      case ESDHC_TUNING_CTRL:
>>> -    case ESDHC_VENDOR_SPEC:
>>>      case ESDHC_MIX_CTRL:
>>>      case ESDHC_WTMK_LVL:
>>>          ret = 0;
>>> @@ -1596,7 +1598,21 @@ usdhc_write(void *opaque, hwaddr offset, uint64_t val, unsigned size)
>>>      case ESDHC_UNDOCUMENTED_REG27:
>>>      case ESDHC_TUNING_CTRL:
>>>      case ESDHC_WTMK_LVL:
>>> +        break;
>>> +
>>>      case ESDHC_VENDOR_SPEC:
>>> +        s->vendor_spec = value;
>>> +        switch (s->vendor) {
>>> +        case SDHCI_VENDOR_IMX:
>>> +            if (value & ESDHC_IMX_FRC_SDCLK_ON) {
>>> +                s->prnsts &= ~SDHC_IMX_CLOCK_GATE_OFF;
>>> +            } else {
>>> +                s->prnsts |= SDHC_IMX_CLOCK_GATE_OFF;
>>> +            }
>>> +            break;
>>> +        default:
>>> +            break;
>>> +        }
>>>          break;
>>>  
>>>      case SDHC_HOSTCTL:
>>> diff --git a/include/hw/sd/sdhci.h b/include/hw/sd/sdhci.h
>>> index c6868c9699..5d9275f3d6 100644
>>> --- a/include/hw/sd/sdhci.h
>>> +++ b/include/hw/sd/sdhci.h
>>> @@ -74,6 +74,7 @@ typedef struct SDHCIState {
>>>      uint16_t acmd12errsts; /* Auto CMD12 error status register */
>>>      uint16_t hostctl2;     /* Host Control 2 */
>>>      uint64_t admasysaddr;  /* ADMA System Address Register */
>>> +    uint16_t vendor_spec;  /* Vendor specific register */
>>>  
>>>      /* Read-only registers */
>>>      uint64_t capareg;      /* Capabilities Register */
>>> @@ -96,8 +97,12 @@ typedef struct SDHCIState {
>>>      uint32_t quirks;
>>>      uint8_t sd_spec_version;
>>>      uint8_t uhs_mode;
>>> +    uint8_t vendor;        /* For vendor specific functionality */
>>>  } SDHCIState;
>>>  
>>> +#define SDHCI_VENDOR_NONE       0
>>> +#define SDHCI_VENDOR_IMX        1
>>> +
>>>  /*
>>>   * Controller does not provide transfer-complete interrupt when not
>>>   * busy.
>>>
>>
> 
> 

