
;; Function timer0_handler (timer0_handler, funcdef_no=0, decl_uid=4520, cgraph_uid=1, symbol_order=11)



try_optimize_cfg iteration 1

Forwarding edge 26->27 to 29 failed.


timer0_handler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,11u} r1={26d,16u,3e} r2={70d,60u,6e} r3={200d,191u} r11={3d,86u} r12={24d} r13={5d,59u} r14={13d,2u} r15={13d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={12d} r38={12d} r39={12d} r40={12d} r41={12d} r42={12d} r43={12d} r44={12d} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={29d,17u} r101={12d} r102={1d,1u} r104={12d} r105={12d} r106={12d} 
;;    total ref usage 1915{1463d,443u,9e} in 365{353 regular + 12 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(note 3 1 482 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 482 3 483 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "timer.c":70:23 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [18  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 483 482 484 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "timer.c":70:23 -1
     (nil))
(insn/f 484 483 485 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -40 [0xffffffffffffffd8]))) "timer.c":70:23 -1
     (nil))
(insn 485 484 486 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":70:23 -1
     (nil))
(note 486 485 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 486 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [200])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f50612f5480 color>)) "timer.c":76:14 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg:SI 3 r3 [orig:113 color.0_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [200]) [2 color+0 S4 A32])) "timer.c":76:14 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 2 r2 [201])
        (symbol_ref:SI ("oldcolor") [flags 0x2]  <var_decl 0x7f50606126c0 oldcolor>)) "timer.c":76:14 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (mem/c:SI (reg/f:SI 2 r2 [201]) [2 oldcolor+0 S4 A32])
        (reg:SI 3 r3 [orig:113 color.0_1 ] [113])) "timer.c":76:14 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 3 r3 [202])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f50612f5480 color>)) "timer.c":77:11 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg:SI 2 r2 [203])
        (const_int 1 [0x1])) "timer.c":77:11 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (reg/f:SI 3 r3 [202]) [2 color+0 S4 A32])
        (reg:SI 2 r2 [203])) "timer.c":77:11 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 3 r3 [204])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":79:13 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f/c:SI (reg/f:SI 3 r3 [204]) [1 tp[0]+0 S4 A32])) "timer.c":79:13 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 16 [0x10])) [2 _2->RIS+0 S4 A32])) "timer.c":79:16 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [2 ris+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "timer.c":79:9 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 3 r3 [205])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":80:13 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 3 r3 [orig:116 _4 ] [116])
        (mem/f/c:SI (reg/f:SI 3 r3 [205]) [1 tp[0]+0 S4 A32])) "timer.c":80:13 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:116 _4 ] [116])
                (const_int 20 [0x14])) [2 _4->MIS+0 S4 A32])) "timer.c":80:16 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [2 mis+0 S4 A64])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "timer.c":80:9 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 3 r3 [206])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":81:15 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 2 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (mem/f/c:SI (reg/f:SI 3 r3 [206]) [1 tp[0]+0 S4 A32])) "timer.c":81:15 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 2 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 4 [0x4])) [2 _6->VALUE+0 S4 A32])) "timer.c":81:18 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 value+0 S4 A32])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "timer.c":81:11 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 3 r3 [207])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":82:15 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 3 r3 [orig:120 _8 ] [120])
        (mem/f/c:SI (reg/f:SI 3 r3 [207]) [1 tp[0]+0 S4 A32])) "timer.c":82:15 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 2 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (mem/v:SI (reg/f:SI 3 r3 [orig:120 _8 ] [120]) [2 _8->LOAD+0 S4 A32])) "timer.c":82:18 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 28 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [2 load+0 S4 A64])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "timer.c":82:11 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 2 (set (reg/f:SI 3 r3 [208])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":83:13 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 2 (set (reg/f:SI 3 r3 [orig:122 _10 ] [122])
        (mem/f/c:SI (reg/f:SI 3 r3 [208]) [1 tp[0]+0 S4 A32])) "timer.c":83:13 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 31 2 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:122 _10 ] [122])
                (const_int 24 [0x18])) [2 _10->BGLOAD+0 S4 A32])) "timer.c":83:16 253 {*arm_movsi_insn}
     (nil))
(insn 31 30 32 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 bload+0 S4 A32])
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "timer.c":83:10 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 2 (set (reg/f:SI 3 r3 [209])
        (symbol_ref:SI ("tick") [flags 0x2]  <var_decl 0x7f5060612630 tick>)) "timer.c":85:9 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 2 (set (reg:SI 3 r3 [orig:124 tick.1_12 ] [124])
        (mem/c:SI (reg/f:SI 3 r3 [209]) [2 tick+0 S4 A32])) "timer.c":85:9 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 2 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (plus:SI (reg:SI 3 r3 [orig:124 tick.1_12 ] [124])
            (const_int 1 [0x1]))) "timer.c":85:9 7 {*arm_addsi3}
     (nil))
(insn 35 34 36 2 (set (reg/f:SI 2 r2 [210])
        (symbol_ref:SI ("tick") [flags 0x2]  <var_decl 0x7f5060612630 tick>)) "timer.c":85:9 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 37 2 (set (mem/c:SI (reg/f:SI 2 r2 [210]) [2 tick+0 S4 A32])
        (reg:SI 3 r3 [orig:125 _13 ] [125])) "timer.c":85:9 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 2 (set (reg/f:SI 3 r3 [211])
        (symbol_ref:SI ("tick") [flags 0x2]  <var_decl 0x7f5060612630 tick>)) "timer.c":86:14 253 {*arm_movsi_insn}
     (nil))
(insn 38 37 39 2 (set (reg:SI 3 r3 [orig:126 tick.2_14 ] [126])
        (mem/c:SI (reg/f:SI 3 r3 [211]) [2 tick+0 S4 A32])) "timer.c":86:14 253 {*arm_movsi_insn}
     (nil))
(insn 39 38 40 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:126 tick.2_14 ] [126])
            (const_int 16 [0x10]))) "timer.c":86:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "timer.c":86:8 273 {arm_cond_branch}
     (nil)
 -> 50)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 3 (set (reg/f:SI 3 r3 [212])
        (symbol_ref:SI ("tick") [flags 0x2]  <var_decl 0x7f5060612630 tick>)) "timer.c":87:11 253 {*arm_movsi_insn}
     (nil))
(insn 43 42 44 3 (set (reg:SI 2 r2 [213])
        (const_int 0 [0])) "timer.c":87:11 253 {*arm_movsi_insn}
     (nil))
(insn 44 43 45 3 (set (mem/c:SI (reg/f:SI 3 r3 [212]) [2 tick+0 S4 A32])
        (reg:SI 2 r2 [213])) "timer.c":87:11 253 {*arm_movsi_insn}
     (nil))
(insn 45 44 46 3 (set (reg/f:SI 3 r3 [214])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":87:17 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 3 (set (reg:SI 3 r3 [orig:127 ss.3_15 ] [127])
        (mem/c:SI (reg/f:SI 3 r3 [214]) [2 ss+0 S4 A32])) "timer.c":87:17 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 3 (set (reg:SI 3 r3 [orig:128 _16 ] [128])
        (plus:SI (reg:SI 3 r3 [orig:127 ss.3_15 ] [127])
            (const_int 1 [0x1]))) "timer.c":87:17 7 {*arm_addsi3}
     (nil))
(insn 48 47 49 3 (set (reg/f:SI 2 r2 [215])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":87:17 253 {*arm_movsi_insn}
     (nil))
(insn 49 48 50 3 (set (mem/c:SI (reg/f:SI 2 r2 [215]) [2 ss+0 S4 A32])
        (reg:SI 3 r3 [orig:128 _16 ] [128])) "timer.c":87:17 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 50 49 51 4 2 (nil) [1 uses])
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg/f:SI 3 r3 [216])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":89:11 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 4 (set (reg:SI 3 r3 [orig:129 ss.4_17 ] [129])
        (mem/c:SI (reg/f:SI 3 r3 [216]) [2 ss+0 S4 A32])) "timer.c":89:11 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 55 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 ss.4_17 ] [129])
            (const_int 60 [0x3c]))) "timer.c":89:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 55 54 56 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "timer.c":89:8 273 {arm_cond_branch}
     (nil)
 -> 65)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 5 (set (reg/f:SI 3 r3 [217])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":90:10 253 {*arm_movsi_insn}
     (nil))
(insn 58 57 59 5 (set (reg:SI 2 r2 [218])
        (const_int 0 [0])) "timer.c":90:10 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 60 5 (set (mem/c:SI (reg/f:SI 3 r3 [217]) [2 ss+0 S4 A32])
        (reg:SI 2 r2 [218])) "timer.c":90:10 253 {*arm_movsi_insn}
     (nil))
(insn 60 59 61 5 (set (reg/f:SI 3 r3 [219])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":90:17 253 {*arm_movsi_insn}
     (nil))
(insn 61 60 62 5 (set (reg:SI 3 r3 [orig:130 mm.5_18 ] [130])
        (mem/c:SI (reg/f:SI 3 r3 [219]) [2 mm+0 S4 A32])) "timer.c":90:17 253 {*arm_movsi_insn}
     (nil))
(insn 62 61 63 5 (set (reg:SI 3 r3 [orig:131 _19 ] [131])
        (plus:SI (reg:SI 3 r3 [orig:130 mm.5_18 ] [130])
            (const_int 1 [0x1]))) "timer.c":90:17 7 {*arm_addsi3}
     (nil))
(insn 63 62 64 5 (set (reg/f:SI 2 r2 [220])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":90:17 253 {*arm_movsi_insn}
     (nil))
(insn 64 63 65 5 (set (mem/c:SI (reg/f:SI 2 r2 [220]) [2 mm+0 S4 A32])
        (reg:SI 3 r3 [orig:131 _19 ] [131])) "timer.c":90:17 253 {*arm_movsi_insn}
     (nil))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 65 64 66 6 3 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 6 (set (reg/f:SI 3 r3 [221])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":92:12 253 {*arm_movsi_insn}
     (nil))
(insn 68 67 69 6 (set (reg:SI 3 r3 [orig:132 mm.6_20 ] [132])
        (mem/c:SI (reg/f:SI 3 r3 [221]) [2 mm+0 S4 A32])) "timer.c":92:12 253 {*arm_movsi_insn}
     (nil))
(insn 69 68 70 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:132 mm.6_20 ] [132])
            (const_int 60 [0x3c]))) "timer.c":92:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "timer.c":92:8 273 {arm_cond_branch}
     (nil)
 -> 80)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 71 70 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 7 (set (reg/f:SI 3 r3 [222])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":93:12 253 {*arm_movsi_insn}
     (nil))
(insn 73 72 74 7 (set (reg:SI 2 r2 [223])
        (const_int 0 [0])) "timer.c":93:12 253 {*arm_movsi_insn}
     (nil))
(insn 74 73 75 7 (set (mem/c:SI (reg/f:SI 3 r3 [222]) [2 mm+0 S4 A32])
        (reg:SI 2 r2 [223])) "timer.c":93:12 253 {*arm_movsi_insn}
     (nil))
(insn 75 74 76 7 (set (reg/f:SI 3 r3 [224])
        (symbol_ref:SI ("hh") [flags 0x40]  <var_decl 0x7f5060612480 hh>)) "timer.c":94:4 253 {*arm_movsi_insn}
     (nil))
(insn 76 75 77 7 (set (reg:SI 3 r3 [orig:133 hh.7_21 ] [133])
        (mem/c:SI (reg/f:SI 3 r3 [224]) [2 hh+0 S4 A32])) "timer.c":94:4 253 {*arm_movsi_insn}
     (nil))
(insn 77 76 78 7 (set (reg:SI 3 r3 [orig:134 _22 ] [134])
        (plus:SI (reg:SI 3 r3 [orig:133 hh.7_21 ] [133])
            (const_int 1 [0x1]))) "timer.c":94:4 7 {*arm_addsi3}
     (nil))
(insn 78 77 79 7 (set (reg/f:SI 2 r2 [225])
        (symbol_ref:SI ("hh") [flags 0x40]  <var_decl 0x7f5060612480 hh>)) "timer.c":94:4 253 {*arm_movsi_insn}
     (nil))
(insn 79 78 80 7 (set (mem/c:SI (reg/f:SI 2 r2 [225]) [2 hh+0 S4 A32])
        (reg:SI 3 r3 [orig:134 _22 ] [134])) "timer.c":94:4 253 {*arm_movsi_insn}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 80 79 81 8 4 (nil) [1 uses])
(note 81 80 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 8 (set (reg/f:SI 3 r3 [226])
        (symbol_ref:SI ("tick") [flags 0x2]  <var_decl 0x7f5060612630 tick>)) "timer.c":96:13 253 {*arm_movsi_insn}
     (nil))
(insn 83 82 84 8 (set (reg:SI 3 r3 [orig:135 tick.8_23 ] [135])
        (mem/c:SI (reg/f:SI 3 r3 [226]) [2 tick+0 S4 A32])) "timer.c":96:13 253 {*arm_movsi_insn}
     (nil))
(insn 84 83 85 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:135 tick.8_23 ] [135])
            (const_int 0 [0]))) "timer.c":96:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 86 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 382)
            (pc))) "timer.c":96:8 273 {arm_cond_branch}
     (nil)
 -> 382)
;;  succ:       9 (FALLTHRU)
;;              29
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 86 85 87 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 9 (set (reg/f:SI 3 r3 [227])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f50612f5480 color>)) "timer.c":97:16 253 {*arm_movsi_insn}
     (nil))
(insn 88 87 89 9 (set (reg:SI 3 r3 [orig:136 color.9_24 ] [136])
        (mem/c:SI (reg/f:SI 3 r3 [227]) [2 color+0 S4 A32])) "timer.c":97:16 253 {*arm_movsi_insn}
     (nil))
(insn 89 88 90 9 (set (reg/f:SI 2 r2 [228])
        (symbol_ref:SI ("oldcolor") [flags 0x2]  <var_decl 0x7f50606126c0 oldcolor>)) "timer.c":97:16 253 {*arm_movsi_insn}
     (nil))
(insn 90 89 91 9 (set (mem/c:SI (reg/f:SI 2 r2 [228]) [2 oldcolor+0 S4 A32])
        (reg:SI 3 r3 [orig:136 color.9_24 ] [136])) "timer.c":97:16 253 {*arm_movsi_insn}
     (nil))
(insn 91 90 92 9 (set (reg/f:SI 3 r3 [229])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f50612f5480 color>)) "timer.c":98:13 253 {*arm_movsi_insn}
     (nil))
(insn 92 91 93 9 (set (reg:SI 2 r2 [230])
        (const_int 1 [0x1])) "timer.c":98:13 253 {*arm_movsi_insn}
     (nil))
(insn 93 92 94 9 (set (mem/c:SI (reg/f:SI 3 r3 [229]) [2 color+0 S4 A32])
        (reg:SI 2 r2 [230])) "timer.c":98:13 253 {*arm_movsi_insn}
     (nil))
(insn 94 93 95 9 (set (reg:SI 3 r3 [231])
        (const_int 0 [0])) "timer.c":99:13 253 {*arm_movsi_insn}
     (nil))
(insn 95 94 444 9 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [231])) "timer.c":99:13 253 {*arm_movsi_insn}
     (nil))
(jump_insn 444 95 445 9 (set (pc)
        (label_ref 112)) "timer.c":99:7 284 {*arm_jump}
     (nil)
 -> 112)
;;  succ:       11 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 445 444 114)
;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 114 445 98 10 7 (nil) [1 uses])
(note 98 114 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 10 (set (reg/f:SI 2 r2 [232])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":100:11 253 {*arm_movsi_insn}
     (nil))
(insn 100 99 101 10 (set (reg:SI 3 r3 [234])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":100:11 253 {*arm_movsi_insn}
     (nil))
(insn 101 100 102 10 (set (reg/f:SI 3 r3 [233])
        (plus:SI (reg/f:SI 2 r2 [232])
            (reg:SI 3 r3 [234]))) "timer.c":100:11 7 {*arm_addsi3}
     (nil))
(insn 102 101 103 10 (set (reg:SI 0 r0 [orig:137 _25 ] [137])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [233]) [0 clock[i_88]+0 S1 A8]))) "timer.c":100:11 175 {*arm_zero_extendqisi2}
     (nil))
(insn 103 102 104 10 (set (reg:SI 3 r3 [235])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":100:11 253 {*arm_movsi_insn}
     (nil))
(insn 104 103 105 10 (set (reg:SI 3 r3 [orig:138 _26 ] [138])
        (plus:SI (reg:SI 3 r3 [235])
            (const_int 70 [0x46]))) "timer.c":100:11 7 {*arm_addsi3}
     (nil))
(insn 105 104 106 10 (set (reg:SI 2 r2)
        (reg:SI 3 r3 [orig:138 _26 ] [138])) "timer.c":100:11 253 {*arm_movsi_insn}
     (nil))
(insn 106 105 108 10 (set (reg:SI 1 r1)
        (const_int 0 [0])) "timer.c":100:11 253 {*arm_movsi_insn}
     (nil))
(call_insn 108 106 109 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unkpchar") [flags 0x41]  <function_decl 0x7f506060aa00 unkpchar>) [0 unkpchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":100:11 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 109 108 110 10 (set (reg:SI 3 r3 [237])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":99:23 253 {*arm_movsi_insn}
     (nil))
(insn 110 109 111 10 (set (reg:SI 3 r3 [236])
        (plus:SI (reg:SI 3 r3 [237])
            (const_int 1 [0x1]))) "timer.c":99:23 7 {*arm_addsi3}
     (nil))
(insn 111 110 112 10 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [236])) "timer.c":99:23 253 {*arm_movsi_insn}
     (nil))
;;  succ:       11 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU,DFS_BACK)
;;              9 [always] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 112 111 113 11 6 (nil) [1 uses])
(note 113 112 117 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 117 113 118 11 (set (reg:SI 3 r3 [238])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":99:18 253 {*arm_movsi_insn}
     (nil))
(insn 118 117 119 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [238])
            (const_int 7 [0x7]))) "timer.c":99:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 120 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "timer.c":99:18 273 {arm_cond_branch}
     (nil)
 -> 114)
;;  succ:       10
;;              12 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 12 (set (reg/f:SI 3 r3 [239])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":103:23 253 {*arm_movsi_insn}
     (nil))
(insn 122 121 123 12 (set (reg:SI 1 r1 [orig:139 ss.10_27 ] [139])
        (mem/c:SI (reg/f:SI 3 r3 [239]) [2 ss+0 S4 A32])) "timer.c":103:23 253 {*arm_movsi_insn}
     (nil))
(insn 123 122 124 12 (set (reg:SI 3 r3 [241])
        (const_int 1717986919 [0x66666667])) "timer.c":103:23 253 {*arm_movsi_insn}
     (nil))
(insn 124 123 125 12 (parallel [
            (set (reg:SI 3 r3 [240])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [240]))
                            (sign_extend:DI (reg:SI 1 r1 [orig:139 ss.10_27 ] [139])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 2 r2 [348]))
        ]) "timer.c":103:23 71 {*smull_high}
     (nil))
(insn 125 124 126 12 (set (reg:SI 2 r2 [242])
        (ashiftrt:SI (reg:SI 3 r3 [240])
            (const_int 2 [0x2]))) "timer.c":103:23 147 {*arm_shiftsi3}
     (nil))
(insn 126 125 127 12 (set (reg:SI 3 r3 [243])
        (ashiftrt:SI (reg:SI 1 r1 [orig:139 ss.10_27 ] [139])
            (const_int 31 [0x1f]))) "timer.c":103:23 147 {*arm_shiftsi3}
     (nil))
(insn 127 126 128 12 (set (reg:SI 2 r2 [orig:140 _28 ] [140])
        (minus:SI (reg:SI 2 r2 [242])
            (reg:SI 3 r3 [243]))) "timer.c":103:23 45 {*arm_subsi3_insn}
     (expr_list:REG_EQUAL (div:SI (reg:SI 1 r1 [orig:139 ss.10_27 ] [139])
            (const_int 10 [0xa]))
        (nil)))
(insn 128 127 129 12 (set (reg:SI 3 r3 [244])
        (reg:SI 2 r2 [orig:140 _28 ] [140])) "timer.c":103:23 253 {*arm_movsi_insn}
     (nil))
(insn 129 128 130 12 (set (reg:SI 3 r3 [244])
        (ashift:SI (reg:SI 3 r3 [244])
            (const_int 2 [0x2]))) "timer.c":103:23 147 {*arm_shiftsi3}
     (nil))
(insn 130 129 131 12 (set (reg:SI 3 r3 [244])
        (plus:SI (reg:SI 3 r3 [244])
            (reg:SI 2 r2 [orig:140 _28 ] [140]))) "timer.c":103:23 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [orig:140 _28 ] [140])
            (const_int 5 [0x5]))
        (nil)))
(insn 131 130 133 12 (set (reg:SI 3 r3 [245])
        (ashift:SI (reg:SI 3 r3 [244])
            (const_int 1 [0x1]))) "timer.c":103:23 147 {*arm_shiftsi3}
     (nil))
(insn 133 131 134 12 (set (reg:SI 2 r2 [orig:140 _28 ] [140])
        (minus:SI (reg:SI 1 r1 [orig:139 ss.10_27 ] [139])
            (reg:SI 3 r3 [244]))) "timer.c":103:23 45 {*arm_subsi3_insn}
     (nil))
(insn 134 133 135 12 (set (reg:SI 3 r3 [orig:141 _29 ] [141])
        (and:SI (reg:SI 2 r2 [orig:140 _28 ] [140])
            (const_int 255 [0xff]))) "timer.c":103:19 90 {*arm_andsi3_insn}
     (nil))
(insn 135 134 136 12 (set (reg:SI 3 r3 [246])
        (plus:SI (reg:SI 3 r3 [orig:141 _29 ] [141])
            (const_int 48 [0x30]))) "timer.c":103:19 7 {*arm_addsi3}
     (nil))
(insn 136 135 137 12 (set (reg:SI 2 r2 [orig:142 _30 ] [142])
        (and:SI (reg:SI 3 r3 [246])
            (const_int 255 [0xff]))) "timer.c":103:19 90 {*arm_andsi3_insn}
     (nil))
(insn 137 136 139 12 (set (reg/f:SI 3 r3 [247])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":103:15 253 {*arm_movsi_insn}
     (nil))
(insn 139 137 140 12 (set (mem/c:QI (plus:SI (reg/f:SI 3 r3 [247])
                (const_int 7 [0x7])) [0 clock[7]+0 S1 A8])
        (reg:QI 2 r2 [248])) "timer.c":103:15 263 {*arm_movqi_insn}
     (nil))
(insn 140 139 141 12 (set (reg/f:SI 3 r3 [249])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":103:45 253 {*arm_movsi_insn}
     (nil))
(insn 141 140 142 12 (set (reg:SI 3 r3 [orig:143 ss.11_31 ] [143])
        (mem/c:SI (reg/f:SI 3 r3 [249]) [2 ss+0 S4 A32])) "timer.c":103:45 253 {*arm_movsi_insn}
     (nil))
(insn 142 141 143 12 (set (reg:SI 2 r2 [251])
        (const_int 1717986919 [0x66666667])) "timer.c":103:45 253 {*arm_movsi_insn}
     (nil))
(insn 143 142 144 12 (parallel [
            (set (reg:SI 2 r2 [250])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 2 r2 [250]))
                            (sign_extend:DI (reg:SI 3 r3 [orig:143 ss.11_31 ] [143])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 1 r1 [349]))
        ]) "timer.c":103:45 71 {*smull_high}
     (nil))
(insn 144 143 145 12 (set (reg:SI 2 r2 [252])
        (ashiftrt:SI (reg:SI 2 r2 [250])
            (const_int 2 [0x2]))) "timer.c":103:45 147 {*arm_shiftsi3}
     (nil))
(insn 145 144 146 12 (set (reg:SI 3 r3 [253])
        (ashiftrt:SI (reg:SI 3 r3 [orig:143 ss.11_31 ] [143])
            (const_int 31 [0x1f]))) "timer.c":103:45 147 {*arm_shiftsi3}
     (nil))
(insn 146 145 147 12 (set (reg:SI 3 r3 [orig:144 _32 ] [144])
        (minus:SI (reg:SI 2 r2 [252])
            (reg:SI 3 r3 [253]))) "timer.c":103:45 45 {*arm_subsi3_insn}
     (nil))
(insn 147 146 148 12 (set (reg:SI 3 r3 [orig:145 _33 ] [145])
        (and:SI (reg:SI 3 r3 [orig:144 _32 ] [144])
            (const_int 255 [0xff]))) "timer.c":103:41 90 {*arm_andsi3_insn}
     (nil))
(insn 148 147 149 12 (set (reg:SI 3 r3 [254])
        (plus:SI (reg:SI 3 r3 [orig:145 _33 ] [145])
            (const_int 48 [0x30]))) "timer.c":103:41 7 {*arm_addsi3}
     (nil))
(insn 149 148 150 12 (set (reg:SI 2 r2 [orig:146 _34 ] [146])
        (and:SI (reg:SI 3 r3 [254])
            (const_int 255 [0xff]))) "timer.c":103:41 90 {*arm_andsi3_insn}
     (nil))
(insn 150 149 152 12 (set (reg/f:SI 3 r3 [255])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":103:37 253 {*arm_movsi_insn}
     (nil))
(insn 152 150 153 12 (set (mem/c:QI (plus:SI (reg/f:SI 3 r3 [255])
                (const_int 6 [0x6])) [0 clock[6]+0 S1 A16])
        (reg:QI 2 r2 [256])) "timer.c":103:37 263 {*arm_movqi_insn}
     (nil))
(insn 153 152 154 12 (set (reg/f:SI 3 r3 [257])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":104:23 253 {*arm_movsi_insn}
     (nil))
(insn 154 153 155 12 (set (reg:SI 1 r1 [orig:147 mm.12_35 ] [147])
        (mem/c:SI (reg/f:SI 3 r3 [257]) [2 mm+0 S4 A32])) "timer.c":104:23 253 {*arm_movsi_insn}
     (nil))
(insn 155 154 156 12 (set (reg:SI 3 r3 [259])
        (const_int 1717986919 [0x66666667])) "timer.c":104:23 253 {*arm_movsi_insn}
     (nil))
(insn 156 155 157 12 (parallel [
            (set (reg:SI 3 r3 [258])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [258]))
                            (sign_extend:DI (reg:SI 1 r1 [orig:147 mm.12_35 ] [147])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 2 r2 [350]))
        ]) "timer.c":104:23 71 {*smull_high}
     (nil))
(insn 157 156 158 12 (set (reg:SI 2 r2 [260])
        (ashiftrt:SI (reg:SI 3 r3 [258])
            (const_int 2 [0x2]))) "timer.c":104:23 147 {*arm_shiftsi3}
     (nil))
(insn 158 157 159 12 (set (reg:SI 3 r3 [261])
        (ashiftrt:SI (reg:SI 1 r1 [orig:147 mm.12_35 ] [147])
            (const_int 31 [0x1f]))) "timer.c":104:23 147 {*arm_shiftsi3}
     (nil))
(insn 159 158 160 12 (set (reg:SI 2 r2 [orig:148 _36 ] [148])
        (minus:SI (reg:SI 2 r2 [260])
            (reg:SI 3 r3 [261]))) "timer.c":104:23 45 {*arm_subsi3_insn}
     (expr_list:REG_EQUAL (div:SI (reg:SI 1 r1 [orig:147 mm.12_35 ] [147])
            (const_int 10 [0xa]))
        (nil)))
(insn 160 159 161 12 (set (reg:SI 3 r3 [262])
        (reg:SI 2 r2 [orig:148 _36 ] [148])) "timer.c":104:23 253 {*arm_movsi_insn}
     (nil))
(insn 161 160 162 12 (set (reg:SI 3 r3 [262])
        (ashift:SI (reg:SI 3 r3 [262])
            (const_int 2 [0x2]))) "timer.c":104:23 147 {*arm_shiftsi3}
     (nil))
(insn 162 161 163 12 (set (reg:SI 3 r3 [262])
        (plus:SI (reg:SI 3 r3 [262])
            (reg:SI 2 r2 [orig:148 _36 ] [148]))) "timer.c":104:23 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [orig:148 _36 ] [148])
            (const_int 5 [0x5]))
        (nil)))
(insn 163 162 165 12 (set (reg:SI 3 r3 [263])
        (ashift:SI (reg:SI 3 r3 [262])
            (const_int 1 [0x1]))) "timer.c":104:23 147 {*arm_shiftsi3}
     (nil))
(insn 165 163 166 12 (set (reg:SI 2 r2 [orig:148 _36 ] [148])
        (minus:SI (reg:SI 1 r1 [orig:147 mm.12_35 ] [147])
            (reg:SI 3 r3 [262]))) "timer.c":104:23 45 {*arm_subsi3_insn}
     (nil))
(insn 166 165 167 12 (set (reg:SI 3 r3 [orig:149 _37 ] [149])
        (and:SI (reg:SI 2 r2 [orig:148 _36 ] [148])
            (const_int 255 [0xff]))) "timer.c":104:19 90 {*arm_andsi3_insn}
     (nil))
(insn 167 166 168 12 (set (reg:SI 3 r3 [264])
        (plus:SI (reg:SI 3 r3 [orig:149 _37 ] [149])
            (const_int 48 [0x30]))) "timer.c":104:19 7 {*arm_addsi3}
     (nil))
(insn 168 167 169 12 (set (reg:SI 2 r2 [orig:150 _38 ] [150])
        (and:SI (reg:SI 3 r3 [264])
            (const_int 255 [0xff]))) "timer.c":104:19 90 {*arm_andsi3_insn}
     (nil))
(insn 169 168 171 12 (set (reg/f:SI 3 r3 [265])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":104:15 253 {*arm_movsi_insn}
     (nil))
(insn 171 169 172 12 (set (mem/c:QI (plus:SI (reg/f:SI 3 r3 [265])
                (const_int 4 [0x4])) [0 clock[4]+0 S1 A32])
        (reg:QI 2 r2 [266])) "timer.c":104:15 263 {*arm_movqi_insn}
     (nil))
(insn 172 171 173 12 (set (reg/f:SI 3 r3 [267])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":104:45 253 {*arm_movsi_insn}
     (nil))
(insn 173 172 174 12 (set (reg:SI 3 r3 [orig:151 mm.13_39 ] [151])
        (mem/c:SI (reg/f:SI 3 r3 [267]) [2 mm+0 S4 A32])) "timer.c":104:45 253 {*arm_movsi_insn}
     (nil))
(insn 174 173 175 12 (set (reg:SI 2 r2 [269])
        (const_int 1717986919 [0x66666667])) "timer.c":104:45 253 {*arm_movsi_insn}
     (nil))
(insn 175 174 176 12 (parallel [
            (set (reg:SI 2 r2 [268])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 2 r2 [268]))
                            (sign_extend:DI (reg:SI 3 r3 [orig:151 mm.13_39 ] [151])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 1 r1 [351]))
        ]) "timer.c":104:45 71 {*smull_high}
     (nil))
(insn 176 175 177 12 (set (reg:SI 2 r2 [270])
        (ashiftrt:SI (reg:SI 2 r2 [268])
            (const_int 2 [0x2]))) "timer.c":104:45 147 {*arm_shiftsi3}
     (nil))
(insn 177 176 178 12 (set (reg:SI 3 r3 [271])
        (ashiftrt:SI (reg:SI 3 r3 [orig:151 mm.13_39 ] [151])
            (const_int 31 [0x1f]))) "timer.c":104:45 147 {*arm_shiftsi3}
     (nil))
(insn 178 177 179 12 (set (reg:SI 3 r3 [orig:152 _40 ] [152])
        (minus:SI (reg:SI 2 r2 [270])
            (reg:SI 3 r3 [271]))) "timer.c":104:45 45 {*arm_subsi3_insn}
     (nil))
(insn 179 178 180 12 (set (reg:SI 3 r3 [orig:153 _41 ] [153])
        (and:SI (reg:SI 3 r3 [orig:152 _40 ] [152])
            (const_int 255 [0xff]))) "timer.c":104:41 90 {*arm_andsi3_insn}
     (nil))
(insn 180 179 181 12 (set (reg:SI 3 r3 [272])
        (plus:SI (reg:SI 3 r3 [orig:153 _41 ] [153])
            (const_int 48 [0x30]))) "timer.c":104:41 7 {*arm_addsi3}
     (nil))
(insn 181 180 182 12 (set (reg:SI 2 r2 [orig:154 _42 ] [154])
        (and:SI (reg:SI 3 r3 [272])
            (const_int 255 [0xff]))) "timer.c":104:41 90 {*arm_andsi3_insn}
     (nil))
(insn 182 181 184 12 (set (reg/f:SI 3 r3 [273])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":104:37 253 {*arm_movsi_insn}
     (nil))
(insn 184 182 185 12 (set (mem/c:QI (plus:SI (reg/f:SI 3 r3 [273])
                (const_int 3 [0x3])) [0 clock[3]+0 S1 A8])
        (reg:QI 2 r2 [274])) "timer.c":104:37 263 {*arm_movqi_insn}
     (nil))
(insn 185 184 186 12 (set (reg/f:SI 3 r3 [275])
        (symbol_ref:SI ("hh") [flags 0x40]  <var_decl 0x7f5060612480 hh>)) "timer.c":105:23 253 {*arm_movsi_insn}
     (nil))
(insn 186 185 187 12 (set (reg:SI 1 r1 [orig:155 hh.14_43 ] [155])
        (mem/c:SI (reg/f:SI 3 r3 [275]) [2 hh+0 S4 A32])) "timer.c":105:23 253 {*arm_movsi_insn}
     (nil))
(insn 187 186 188 12 (set (reg:SI 3 r3 [277])
        (const_int 1717986919 [0x66666667])) "timer.c":105:23 253 {*arm_movsi_insn}
     (nil))
(insn 188 187 189 12 (parallel [
            (set (reg:SI 3 r3 [276])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [276]))
                            (sign_extend:DI (reg:SI 1 r1 [orig:155 hh.14_43 ] [155])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 2 r2 [352]))
        ]) "timer.c":105:23 71 {*smull_high}
     (nil))
(insn 189 188 190 12 (set (reg:SI 2 r2 [278])
        (ashiftrt:SI (reg:SI 3 r3 [276])
            (const_int 2 [0x2]))) "timer.c":105:23 147 {*arm_shiftsi3}
     (nil))
(insn 190 189 191 12 (set (reg:SI 3 r3 [279])
        (ashiftrt:SI (reg:SI 1 r1 [orig:155 hh.14_43 ] [155])
            (const_int 31 [0x1f]))) "timer.c":105:23 147 {*arm_shiftsi3}
     (nil))
(insn 191 190 192 12 (set (reg:SI 2 r2 [orig:156 _44 ] [156])
        (minus:SI (reg:SI 2 r2 [278])
            (reg:SI 3 r3 [279]))) "timer.c":105:23 45 {*arm_subsi3_insn}
     (expr_list:REG_EQUAL (div:SI (reg:SI 1 r1 [orig:155 hh.14_43 ] [155])
            (const_int 10 [0xa]))
        (nil)))
(insn 192 191 193 12 (set (reg:SI 3 r3 [280])
        (reg:SI 2 r2 [orig:156 _44 ] [156])) "timer.c":105:23 253 {*arm_movsi_insn}
     (nil))
(insn 193 192 194 12 (set (reg:SI 3 r3 [280])
        (ashift:SI (reg:SI 3 r3 [280])
            (const_int 2 [0x2]))) "timer.c":105:23 147 {*arm_shiftsi3}
     (nil))
(insn 194 193 195 12 (set (reg:SI 3 r3 [280])
        (plus:SI (reg:SI 3 r3 [280])
            (reg:SI 2 r2 [orig:156 _44 ] [156]))) "timer.c":105:23 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [orig:156 _44 ] [156])
            (const_int 5 [0x5]))
        (nil)))
(insn 195 194 197 12 (set (reg:SI 3 r3 [281])
        (ashift:SI (reg:SI 3 r3 [280])
            (const_int 1 [0x1]))) "timer.c":105:23 147 {*arm_shiftsi3}
     (nil))
(insn 197 195 198 12 (set (reg:SI 2 r2 [orig:156 _44 ] [156])
        (minus:SI (reg:SI 1 r1 [orig:155 hh.14_43 ] [155])
            (reg:SI 3 r3 [280]))) "timer.c":105:23 45 {*arm_subsi3_insn}
     (nil))
(insn 198 197 199 12 (set (reg:SI 3 r3 [orig:157 _45 ] [157])
        (and:SI (reg:SI 2 r2 [orig:156 _44 ] [156])
            (const_int 255 [0xff]))) "timer.c":105:19 90 {*arm_andsi3_insn}
     (nil))
(insn 199 198 200 12 (set (reg:SI 3 r3 [282])
        (plus:SI (reg:SI 3 r3 [orig:157 _45 ] [157])
            (const_int 48 [0x30]))) "timer.c":105:19 7 {*arm_addsi3}
     (nil))
(insn 200 199 201 12 (set (reg:SI 2 r2 [orig:158 _46 ] [158])
        (and:SI (reg:SI 3 r3 [282])
            (const_int 255 [0xff]))) "timer.c":105:19 90 {*arm_andsi3_insn}
     (nil))
(insn 201 200 203 12 (set (reg/f:SI 3 r3 [283])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":105:15 253 {*arm_movsi_insn}
     (nil))
(insn 203 201 204 12 (set (mem/c:QI (plus:SI (reg/f:SI 3 r3 [283])
                (const_int 1 [0x1])) [0 clock[1]+0 S1 A8])
        (reg:QI 2 r2 [284])) "timer.c":105:15 263 {*arm_movqi_insn}
     (nil))
(insn 204 203 205 12 (set (reg/f:SI 3 r3 [285])
        (symbol_ref:SI ("hh") [flags 0x40]  <var_decl 0x7f5060612480 hh>)) "timer.c":105:45 253 {*arm_movsi_insn}
     (nil))
(insn 205 204 206 12 (set (reg:SI 3 r3 [orig:159 hh.15_47 ] [159])
        (mem/c:SI (reg/f:SI 3 r3 [285]) [2 hh+0 S4 A32])) "timer.c":105:45 253 {*arm_movsi_insn}
     (nil))
(insn 206 205 207 12 (set (reg:SI 2 r2 [287])
        (const_int 1717986919 [0x66666667])) "timer.c":105:45 253 {*arm_movsi_insn}
     (nil))
(insn 207 206 208 12 (parallel [
            (set (reg:SI 2 r2 [286])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 2 r2 [286]))
                            (sign_extend:DI (reg:SI 3 r3 [orig:159 hh.15_47 ] [159])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 1 r1 [353]))
        ]) "timer.c":105:45 71 {*smull_high}
     (nil))
(insn 208 207 209 12 (set (reg:SI 2 r2 [288])
        (ashiftrt:SI (reg:SI 2 r2 [286])
            (const_int 2 [0x2]))) "timer.c":105:45 147 {*arm_shiftsi3}
     (nil))
(insn 209 208 210 12 (set (reg:SI 3 r3 [289])
        (ashiftrt:SI (reg:SI 3 r3 [orig:159 hh.15_47 ] [159])
            (const_int 31 [0x1f]))) "timer.c":105:45 147 {*arm_shiftsi3}
     (nil))
(insn 210 209 211 12 (set (reg:SI 3 r3 [orig:160 _48 ] [160])
        (minus:SI (reg:SI 2 r2 [288])
            (reg:SI 3 r3 [289]))) "timer.c":105:45 45 {*arm_subsi3_insn}
     (nil))
(insn 211 210 212 12 (set (reg:SI 3 r3 [orig:161 _49 ] [161])
        (and:SI (reg:SI 3 r3 [orig:160 _48 ] [160])
            (const_int 255 [0xff]))) "timer.c":105:41 90 {*arm_andsi3_insn}
     (nil))
(insn 212 211 213 12 (set (reg:SI 3 r3 [290])
        (plus:SI (reg:SI 3 r3 [orig:161 _49 ] [161])
            (const_int 48 [0x30]))) "timer.c":105:41 7 {*arm_addsi3}
     (nil))
(insn 213 212 214 12 (set (reg:SI 2 r2 [orig:162 _50 ] [162])
        (and:SI (reg:SI 3 r3 [290])
            (const_int 255 [0xff]))) "timer.c":105:41 90 {*arm_andsi3_insn}
     (nil))
(insn 214 213 216 12 (set (reg/f:SI 3 r3 [291])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":105:37 253 {*arm_movsi_insn}
     (nil))
(insn 216 214 217 12 (set (mem/c:QI (reg/f:SI 3 r3 [291]) [0 clock[0]+0 S1 A32])
        (reg:QI 2 r2 [292])) "timer.c":105:37 263 {*arm_movqi_insn}
     (nil))
(insn 217 216 218 12 (set (reg:SI 3 r3 [293])
        (const_int 0 [0])) "timer.c":107:13 253 {*arm_movsi_insn}
     (nil))
(insn 218 217 446 12 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [293])) "timer.c":107:13 253 {*arm_movsi_insn}
     (nil))
(jump_insn 446 218 447 12 (set (pc)
        (label_ref 235)) "timer.c":107:7 284 {*arm_jump}
     (nil)
 -> 235)
;;  succ:       14 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 447 446 237)
;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 237 447 221 13 9 (nil) [1 uses])
(note 221 237 222 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 222 221 223 13 (set (reg/f:SI 2 r2 [294])
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":108:9 253 {*arm_movsi_insn}
     (nil))
(insn 223 222 224 13 (set (reg:SI 3 r3 [296])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":108:9 253 {*arm_movsi_insn}
     (nil))
(insn 224 223 225 13 (set (reg/f:SI 3 r3 [295])
        (plus:SI (reg/f:SI 2 r2 [294])
            (reg:SI 3 r3 [296]))) "timer.c":108:9 7 {*arm_addsi3}
     (nil))
(insn 225 224 226 13 (set (reg:SI 0 r0 [orig:163 _51 ] [163])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [295]) [0 clock[i_89]+0 S1 A8]))) "timer.c":108:9 175 {*arm_zero_extendqisi2}
     (nil))
(insn 226 225 227 13 (set (reg:SI 3 r3 [297])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":108:9 253 {*arm_movsi_insn}
     (nil))
(insn 227 226 228 13 (set (reg:SI 3 r3 [orig:164 _52 ] [164])
        (plus:SI (reg:SI 3 r3 [297])
            (const_int 70 [0x46]))) "timer.c":108:9 7 {*arm_addsi3}
     (nil))
(insn 228 227 229 13 (set (reg:SI 2 r2)
        (reg:SI 3 r3 [orig:164 _52 ] [164])) "timer.c":108:9 253 {*arm_movsi_insn}
     (nil))
(insn 229 228 231 13 (set (reg:SI 1 r1)
        (const_int 0 [0])) "timer.c":108:9 253 {*arm_movsi_insn}
     (nil))
(call_insn 231 229 232 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kpchar") [flags 0x41]  <function_decl 0x7f506060a900 kpchar>) [0 kpchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":108:9 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 232 231 233 13 (set (reg:SI 3 r3 [299])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":107:23 253 {*arm_movsi_insn}
     (nil))
(insn 233 232 234 13 (set (reg:SI 3 r3 [298])
        (plus:SI (reg:SI 3 r3 [299])
            (const_int 1 [0x1]))) "timer.c":107:23 7 {*arm_addsi3}
     (nil))
(insn 234 233 235 13 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [298])) "timer.c":107:23 253 {*arm_movsi_insn}
     (nil))
;;  succ:       14 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU,DFS_BACK)
;;              12 [always] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 235 234 236 14 8 (nil) [1 uses])
(note 236 235 240 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 240 236 241 14 (set (reg:SI 3 r3 [300])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":107:18 253 {*arm_movsi_insn}
     (nil))
(insn 241 240 242 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [300])
            (const_int 7 [0x7]))) "timer.c":107:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 242 241 243 14 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 237)
            (pc))) "timer.c":107:18 273 {arm_cond_branch}
     (nil)
 -> 237)
;;  succ:       13
;;              15 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 243 242 244 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 244 243 245 15 (set (reg:SI 3 r3 [301])
        (const_int 1 [0x1])) "timer.c":111:14 253 {*arm_movsi_insn}
     (nil))
(insn 245 244 448 15 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [301])) "timer.c":111:14 253 {*arm_movsi_insn}
     (nil))
(jump_insn 448 245 449 15 (set (pc)
        (label_ref 313)) "timer.c":111:8 284 {*arm_jump}
     (nil)
 -> 313)
;;  succ:       21 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 449 448 315)
;; basic block 16, loop depth 0, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 315 449 248 16 12 (nil) [1 uses])
(note 248 315 249 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 249 248 250 16 (set (reg:SI 2 r2 [302])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":112:12 253 {*arm_movsi_insn}
     (nil))
(insn 250 249 251 16 (set (reg:SI 3 r3 [303])
        (reg:SI 2 r2 [302])) "timer.c":112:12 253 {*arm_movsi_insn}
     (nil))
(insn 251 250 252 16 (set (reg:SI 3 r3 [303])
        (ashift:SI (reg:SI 3 r3 [303])
            (const_int 6 [0x6]))) "timer.c":112:12 147 {*arm_shiftsi3}
     (nil))
(insn 252 251 253 16 (set (reg:SI 3 r3 [303])
        (plus:SI (reg:SI 3 r3 [303])
            (reg:SI 2 r2 [302]))) "timer.c":112:12 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [302])
            (const_int 65 [0x41]))
        (nil)))
(insn 253 252 254 16 (set (reg:SI 3 r3 [303])
        (ashift:SI (reg:SI 3 r3 [303])
            (const_int 1 [0x1]))) "timer.c":112:12 147 {*arm_shiftsi3}
     (nil))
(insn 254 253 255 16 (set (reg:SI 3 r3 [303])
        (plus:SI (reg:SI 3 r3 [303])
            (reg:SI 2 r2 [302]))) "timer.c":112:12 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [302])
            (const_int 131 [0x83]))
        (nil)))
(insn 255 254 256 16 (set (reg:SI 3 r3 [303])
        (ashift:SI (reg:SI 3 r3 [303])
            (const_int 3 [0x3]))) "timer.c":112:12 147 {*arm_shiftsi3}
     (nil))
(insn 256 255 257 16 (set (reg:SI 3 r3 [303])
        (minus:SI (reg:SI 3 r3 [303])
            (reg:SI 2 r2 [302]))) "timer.c":112:12 45 {*arm_subsi3_insn}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [302])
            (const_int 1047 [0x417]))
        (nil)))
(insn 257 256 259 16 (set (reg:SI 3 r3 [304])
        (ashift:SI (reg:SI 3 r3 [303])
            (const_int 2 [0x2]))) "timer.c":112:12 147 {*arm_shiftsi3}
     (nil))
(insn 259 257 260 16 (set (reg:SI 2 r2 [306])
        (symbol_ref:SI ("proc") [flags 0x40]  <var_decl 0x7f50612f55a0 proc>)) "timer.c":112:12 253 {*arm_movsi_insn}
     (nil))
(insn 260 259 261 16 (set (reg:SI 3 r3 [305])
        (plus:SI (reg:SI 3 r3 [303])
            (reg:SI 2 r2 [306]))) "timer.c":112:12 7 {*arm_addsi3}
     (nil))
(insn 261 260 262 16 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])
        (reg:SI 3 r3 [305])) "timer.c":112:12 253 {*arm_movsi_insn}
     (nil))
(insn 262 261 263 16 (set (reg/f:SI 3 r3 [307])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":113:8 253 {*arm_movsi_insn}
     (nil))
(insn 263 262 264 16 (set (reg:SI 3 r3 [orig:165 _53 ] [165])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [307])
                (const_int 28 [0x1c])) [2 p_137->status+0 S4 A32])) "timer.c":113:8 253 {*arm_movsi_insn}
     (nil))
(insn 264 263 265 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:165 _53 ] [165])
            (const_int 2 [0x2]))) "timer.c":113:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 265 264 266 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) "timer.c":113:6 273 {arm_cond_branch}
     (nil)
 -> 308)
;;  succ:       17 (FALLTHRU)
;;              20
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 17, loop depth 0, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 266 265 267 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 267 266 268 17 (set (reg/f:SI 3 r3 [308])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":113:28 253 {*arm_movsi_insn}
     (nil))
(insn 268 267 269 17 (set (reg:SI 3 r3 [orig:166 _54 ] [166])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [308])
                (const_int 44 [0x2c])) [2 p_137->event+0 S4 A32])) "timer.c":113:28 253 {*arm_movsi_insn}
     (nil))
(insn 269 268 270 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:166 _54 ] [166])
            (const_int 5 [0x5]))) "timer.c":113:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 270 269 271 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) "timer.c":113:24 273 {arm_cond_branch}
     (nil)
 -> 308)
;;  succ:       18 (FALLTHRU)
;;              20
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 18, loop depth 0, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 271 270 272 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 272 271 273 18 (set (reg/f:SI 3 r3 [309])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":114:6 253 {*arm_movsi_insn}
     (nil))
(insn 273 272 274 18 (set (reg:SI 3 r3 [orig:167 _55 ] [167])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [309])
                (const_int 68 [0x44])) [2 p_137->pause+0 S4 A32])) "timer.c":114:6 253 {*arm_movsi_insn}
     (nil))
(insn 274 273 275 18 (set (reg:SI 2 r2 [orig:168 _56 ] [168])
        (plus:SI (reg:SI 3 r3 [orig:167 _55 ] [167])
            (const_int -1 [0xffffffffffffffff]))) "timer.c":114:13 7 {*arm_addsi3}
     (nil))
(insn 275 274 276 18 (set (reg/f:SI 3 r3 [310])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":114:13 253 {*arm_movsi_insn}
     (nil))
(insn 276 275 277 18 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [310])
                (const_int 68 [0x44])) [2 p_137->pause+0 S4 A32])
        (reg:SI 2 r2 [orig:168 _56 ] [168])) "timer.c":114:13 253 {*arm_movsi_insn}
     (nil))
(insn 277 276 278 18 (set (reg/f:SI 3 r3 [311])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":115:12 253 {*arm_movsi_insn}
     (nil))
(insn 278 277 279 18 (set (reg:SI 3 r3 [orig:169 _57 ] [169])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [311])
                (const_int 68 [0x44])) [2 p_137->pause+0 S4 A32])) "timer.c":115:12 253 {*arm_movsi_insn}
     (nil))
(insn 279 278 280 18 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:169 _57 ] [169])) "timer.c":115:12 253 {*arm_movsi_insn}
     (nil))
(insn 280 279 281 18 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <var_decl 0x7f50606435a0 *.LC1>)) "timer.c":115:12 253 {*arm_movsi_insn}
     (nil))
(call_insn 281 280 282 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":115:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 282 281 283 18 (set (reg/f:SI 3 r3 [312])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":116:17 253 {*arm_movsi_insn}
     (nil))
(insn 283 282 286 18 (set (reg:SI 3 r3 [orig:170 _58 ] [170])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [312])
                (const_int 68 [0x44])) [2 p_137->pause+0 S4 A32])) "timer.c":116:17 253 {*arm_movsi_insn}
     (nil))
(insn 286 283 287 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:170 _58 ] [170])
            (const_int 0 [0]))) "timer.c":116:15 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 287 286 288 18 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) "timer.c":116:15 273 {arm_cond_branch}
     (nil)
 -> 308)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 19, loop depth 0, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 288 287 289 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 19 (set (reg:SI 0 r0)
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":121:14 253 {*arm_movsi_insn}
     (nil))
(call_insn 290 289 291 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("outSleep") [flags 0x41]  <function_decl 0x7f506060ad00 outSleep>) [0 outSleep S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":121:14 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 291 290 292 19 (set (reg/f:SI 3 r3 [313])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":122:24 253 {*arm_movsi_insn}
     (nil))
(insn 292 291 293 19 (set (reg:SI 2 r2 [314])
        (const_int 1 [0x1])) "timer.c":122:24 253 {*arm_movsi_insn}
     (nil))
(insn 293 292 294 19 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [313])
                (const_int 28 [0x1c])) [2 p_137->status+0 S4 A32])
        (reg:SI 2 r2 [314])) "timer.c":122:24 253 {*arm_movsi_insn}
     (nil))
(insn 294 293 295 19 (set (reg/f:SI 3 r3 [315])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":123:23 253 {*arm_movsi_insn}
     (nil))
(insn 295 294 296 19 (set (reg:SI 2 r2 [316])
        (const_int 0 [0])) "timer.c":123:23 253 {*arm_movsi_insn}
     (nil))
(insn 296 295 297 19 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [315])
                (const_int 44 [0x2c])) [2 p_137->event+0 S4 A32])
        (reg:SI 2 r2 [316])) "timer.c":123:23 253 {*arm_movsi_insn}
     (nil))
(insn 297 296 298 19 (set (reg/f:SI 3 r3 [317])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":124:26 253 {*arm_movsi_insn}
     (nil))
(insn 298 297 299 19 (set (reg:SI 2 r2 [318])
        (const_int 128 [0x80])) "timer.c":124:26 253 {*arm_movsi_insn}
     (nil))
(insn 299 298 300 19 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [317])
                (const_int 32 [0x20])) [2 p_137->priority+0 S4 A32])
        (reg:SI 2 r2 [318])) "timer.c":124:26 253 {*arm_movsi_insn}
     (nil))
(insn 300 299 301 19 (set (reg:SI 1 r1)
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":125:7 253 {*arm_movsi_insn}
     (nil))
(insn 301 300 302 19 (set (reg:SI 0 r0)
        (symbol_ref:SI ("readyQueue") [flags 0x40]  <var_decl 0x7f50612f56c0 readyQueue>)) "timer.c":125:7 253 {*arm_movsi_insn}
     (nil))
(call_insn 302 301 303 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("enqueue") [flags 0x41]  <function_decl 0x7f506060a000 enqueue>) [0 enqueue S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":125:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 303 302 304 19 (set (reg/f:SI 3 r3 [319])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 p+0 S4 A64])) "timer.c":127:14 253 {*arm_movsi_insn}
     (nil))
(insn 304 303 305 19 (set (reg:SI 3 r3 [orig:171 _59 ] [171])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [319])
                (const_int 24 [0x18])) [2 p_137->pid+0 S4 A32])) "timer.c":127:14 253 {*arm_movsi_insn}
     (nil))
(insn 305 304 306 19 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:171 _59 ] [171])) "timer.c":127:14 253 {*arm_movsi_insn}
     (nil))
(insn 306 305 307 19 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC2") [flags 0x2]  <var_decl 0x7f5060643630 *.LC2>)) "timer.c":127:14 253 {*arm_movsi_insn}
     (nil))
(call_insn 307 306 308 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":127:14 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 20, loop depth 0, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16
;;              17
;;              18
;;              19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 308 307 309 20 11 (nil) [3 uses])
(note 309 308 310 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 310 309 311 20 (set (reg:SI 3 r3 [321])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":111:28 253 {*arm_movsi_insn}
     (nil))
(insn 311 310 312 20 (set (reg:SI 3 r3 [320])
        (plus:SI (reg:SI 3 r3 [321])
            (const_int 1 [0x1]))) "timer.c":111:28 7 {*arm_addsi3}
     (nil))
(insn 312 311 313 20 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [320])) "timer.c":111:28 253 {*arm_movsi_insn}
     (nil))
;;  succ:       21 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 21, loop depth 0, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU,DFS_BACK)
;;              15 [always] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 313 312 314 21 10 (nil) [1 uses])
(note 314 313 318 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 318 314 319 21 (set (reg:SI 3 r3 [322])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [2 i+0 S4 A32])) "timer.c":111:19 253 {*arm_movsi_insn}
     (nil))
(insn 319 318 320 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [322])
            (const_int 63 [0x3f]))) "timer.c":111:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 320 319 321 21 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) "timer.c":111:19 273 {arm_cond_branch}
     (nil)
 -> 315)
;;  succ:       16
;;              22 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 22, loop depth 0, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 321 320 322 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 323 22 (set (reg/f:SI 3 r3 [323])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":134:11 253 {*arm_movsi_insn}
     (nil))
(insn 323 322 324 22 (set (reg/f:SI 3 r3 [orig:172 tq.16_60 ] [172])
        (mem/f/c:SI (reg/f:SI 3 r3 [323]) [5 tq+0 S4 A32])) "timer.c":134:11 253 {*arm_movsi_insn}
     (nil))
(insn 324 323 325 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:172 tq.16_60 ] [172])
            (const_int 0 [0]))) "timer.c":134:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 325 324 326 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 382)
            (pc))) "timer.c":134:10 273 {arm_cond_branch}
     (nil)
 -> 382)
;;  succ:       23 (FALLTHRU)
;;              29
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 23, loop depth 0, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 326 325 327 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(call_insn 327 326 328 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printTQ") [flags 0x3]  <function_decl 0x7f506060af00 printTQ>) [0 printTQ S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":135:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 328 327 329 23 (set (reg/f:SI 3 r3 [324])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":136:15 253 {*arm_movsi_insn}
     (nil))
(insn 329 328 330 23 (set (reg/f:SI 3 r3 [325])
        (mem/f/c:SI (reg/f:SI 3 r3 [324]) [5 tq+0 S4 A32])) "timer.c":136:15 253 {*arm_movsi_insn}
     (nil))
(insn 330 329 450 23 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])
        (reg/f:SI 3 r3 [325])) "timer.c":136:15 253 {*arm_movsi_insn}
     (nil))
(jump_insn 450 330 451 23 (set (pc)
        (label_ref 376)) "timer.c":137:17 284 {*arm_jump}
     (nil)
 -> 376)
;;  succ:       26 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 451 450 378)
;; basic block 24, loop depth 0, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 378 451 333 24 15 (nil) [1 uses])
(note 333 378 334 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 24 (set (reg/f:SI 3 r3 [326])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":138:17 253 {*arm_movsi_insn}
     (nil))
(insn 335 334 336 24 (set (reg:SI 3 r3 [orig:173 _61 ] [173])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [326])
                (const_int 4 [0x4])) [2 tqq_91->time+0 S4 A32])) "timer.c":138:17 253 {*arm_movsi_insn}
     (nil))
(insn 336 335 337 24 (set (reg:SI 2 r2 [orig:174 _62 ] [174])
        (plus:SI (reg:SI 3 r3 [orig:173 _61 ] [173])
            (const_int -1 [0xffffffffffffffff]))) "timer.c":138:23 7 {*arm_addsi3}
     (nil))
(insn 337 336 338 24 (set (reg/f:SI 3 r3 [327])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":138:23 253 {*arm_movsi_insn}
     (nil))
(insn 338 337 339 24 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [327])
                (const_int 4 [0x4])) [2 tqq_91->time+0 S4 A32])
        (reg:SI 2 r2 [orig:174 _62 ] [174])) "timer.c":138:23 253 {*arm_movsi_insn}
     (nil))
(insn 339 338 340 24 (set (reg/f:SI 3 r3 [328])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":139:21 253 {*arm_movsi_insn}
     (nil))
(insn 340 339 343 24 (set (reg:SI 3 r3 [orig:175 _63 ] [175])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [328])
                (const_int 4 [0x4])) [2 tqq_91->time+0 S4 A32])) "timer.c":139:21 253 {*arm_movsi_insn}
     (nil))
(insn 343 340 344 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:175 _63 ] [175])
            (const_int 0 [0]))) "timer.c":139:17 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 344 343 345 24 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 456)
            (pc))) "timer.c":139:17 273 {arm_cond_branch}
     (nil)
 -> 456)
;;  succ:       25 (FALLTHRU)
;;              28
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 25, loop depth 0, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 345 344 346 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 346 345 347 25 (set (reg/f:SI 3 r3 [329])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":140:44 253 {*arm_movsi_insn}
     (nil))
(insn 347 346 348 25 (set (reg/f:SI 3 r3 [orig:176 _64 ] [176])
        (mem/f:SI (plus:SI (reg/f:SI 3 r3 [329])
                (const_int 8 [0x8])) [6 tqq_91->who+0 S4 A32])) "timer.c":140:44 253 {*arm_movsi_insn}
     (nil))
(insn 348 347 349 25 (set (reg:SI 3 r3 [orig:177 _65 ] [177])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:176 _64 ] [176])
                (const_int 24 [0x18])) [2 _64->pid+0 S4 A32])) "timer.c":140:9 253 {*arm_movsi_insn}
     (nil))
(insn 349 348 350 25 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:177 _65 ] [177])) "timer.c":140:9 253 {*arm_movsi_insn}
     (nil))
(insn 350 349 351 25 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC3") [flags 0x2]  <var_decl 0x7f50606436c0 *.LC3>)) "timer.c":140:9 253 {*arm_movsi_insn}
     (nil))
(call_insn 351 350 352 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":140:9 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 352 351 353 25 (set (reg/f:SI 3 r3 [330])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":141:21 253 {*arm_movsi_insn}
     (nil))
(insn 353 352 354 25 (set (reg/f:SI 3 r3 [orig:178 _66 ] [178])
        (mem/f:SI (plus:SI (reg/f:SI 3 r3 [330])
                (const_int 8 [0x8])) [6 tqq_91->who+0 S4 A32])) "timer.c":141:21 253 {*arm_movsi_insn}
     (nil))
(insn 354 353 355 25 (set (reg/f:SI 3 r3 [orig:179 _67 ] [179])
        (mem/f:SI (plus:SI (reg/f:SI 3 r3 [orig:178 _66 ] [178])
                (const_int 84 [0x54])) [11 _66->res+0 S4 A32])) "timer.c":141:26 253 {*arm_movsi_insn}
     (nil))
(insn 355 354 356 25 (set (reg:SI 2 r2 [orig:180 _68 ] [180])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:179 _67 ] [179])
                (const_int 92 [0x5c])) [2 _67->signal+0 S4 A32])) "timer.c":141:40 253 {*arm_movsi_insn}
     (nil))
(insn 356 355 357 25 (set (reg/f:SI 3 r3 [331])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":141:21 253 {*arm_movsi_insn}
     (nil))
(insn 357 356 358 25 (set (reg/f:SI 3 r3 [orig:181 _69 ] [181])
        (mem/f:SI (plus:SI (reg/f:SI 3 r3 [331])
                (const_int 8 [0x8])) [6 tqq_91->who+0 S4 A32])) "timer.c":141:21 253 {*arm_movsi_insn}
     (nil))
(insn 358 357 359 25 (set (reg/f:SI 3 r3 [orig:182 _70 ] [182])
        (mem/f:SI (plus:SI (reg/f:SI 3 r3 [orig:181 _69 ] [181])
                (const_int 84 [0x54])) [11 _69->res+0 S4 A32])) "timer.c":141:26 253 {*arm_movsi_insn}
     (nil))
(insn 359 358 360 25 (set (reg:SI 2 r2 [orig:183 _71 ] [183])
        (ior:SI (reg:SI 2 r2 [orig:180 _68 ] [180])
            (const_int 16384 [0x4000]))) "timer.c":141:40 106 {*iorsi3_insn}
     (nil))
(insn 360 359 361 25 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:182 _70 ] [182])
                (const_int 92 [0x5c])) [2 _70->signal+0 S4 A32])
        (reg:SI 2 r2 [orig:183 _71 ] [183])) "timer.c":141:40 253 {*arm_movsi_insn}
     (nil))
(insn 361 360 362 25 (set (reg/f:SI 3 r3 [332])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":144:26 253 {*arm_movsi_insn}
     (nil))
(insn 362 361 363 25 (set (reg/f:SI 3 r3 [orig:184 _72 ] [184])
        (mem/f:SI (reg/f:SI 3 r3 [332]) [5 tqq_91->next+0 S4 A32])) "timer.c":144:26 253 {*arm_movsi_insn}
     (nil))
(insn 363 362 364 25 (set (reg/f:SI 2 r2 [333])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":144:21 253 {*arm_movsi_insn}
     (nil))
(insn 364 363 365 25 (set (mem/f/c:SI (reg/f:SI 2 r2 [333]) [5 tq+0 S4 A32])
        (reg/f:SI 3 r3 [orig:184 _72 ] [184])) "timer.c":144:21 253 {*arm_movsi_insn}
     (nil))
(insn 365 364 366 25 (set (reg:SI 0 r0)
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":145:18 253 {*arm_movsi_insn}
     (nil))
(call_insn 366 365 367 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("put_tnode") [flags 0x3]  <function_decl 0x7f506061b000 put_tnode>) [0 put_tnode S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":145:18 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 367 366 368 25 (set (reg/f:SI 3 r3 [334])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":146:22 253 {*arm_movsi_insn}
     (nil))
(insn 368 367 369 25 (set (reg/f:SI 3 r3 [335])
        (mem/f/c:SI (reg/f:SI 3 r3 [334]) [5 tq+0 S4 A32])) "timer.c":146:22 253 {*arm_movsi_insn}
     (nil))
(insn 369 368 376 25 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])
        (reg/f:SI 3 r3 [335])) "timer.c":146:22 253 {*arm_movsi_insn}
     (nil))
;;  succ:       26 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 26, loop depth 0, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [always]  (FALLTHRU)
;;              23 [always] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 376 369 377 26 13 (nil) [1 uses])
(note 377 376 379 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 379 377 380 26 (set (reg:SI 3 r3 [336])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [5 tqq+0 S4 A64])) "timer.c":137:18 253 {*arm_movsi_insn}
     (nil))
(insn 380 379 381 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [336])
            (const_int 0 [0]))) "timer.c":137:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 381 380 452 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 378)
            (pc))) "timer.c":137:18 273 {arm_cond_branch}
     (nil)
 -> 378)
;;  succ:       24
;;              27 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 27, loop depth 0, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(note 452 381 453 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(jump_insn 453 452 454 27 (set (pc)
        (label_ref 382)) 284 {*arm_jump}
     (nil)
 -> 382)
;;  succ:       29 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 454 453 456)
;; basic block 28, loop depth 0, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 456 454 455 28 19 (nil) [1 uses])
(note 455 456 457 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 457 455 382 28 (const_int 0 [0]) "timer.c":150:20 311 {nop}
     (nil))
;;  succ:       29 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 29, loop depth 0, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8
;;              22
;;              28 [always]  (FALLTHRU)
;;              27 [always] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 382 457 383 29 5 (nil) [3 uses])
(note 383 382 384 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 384 383 385 29 (set (reg/f:SI 3 r3 [337])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f50612f57e0 running>)) "timer.c":156:16 253 {*arm_movsi_insn}
     (nil))
(insn 385 384 386 29 (set (reg/f:SI 3 r3 [orig:185 running.17_73 ] [185])
        (mem/f/c:SI (reg/f:SI 3 r3 [337]) [6 running+0 S4 A32])) "timer.c":156:16 253 {*arm_movsi_insn}
     (nil))
(insn 386 385 387 29 (set (reg:SI 3 r3 [orig:186 _74 ] [186])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:185 running.17_73 ] [185])
                (const_int 24 [0x18])) [2 running.17_73->pid+0 S4 A32])) "timer.c":156:16 253 {*arm_movsi_insn}
     (nil))
(insn 387 386 388 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:186 _74 ] [186])
            (const_int 0 [0]))) "timer.c":156:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 388 387 389 29 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 395)
            (pc))) "timer.c":156:8 273 {arm_cond_branch}
     (nil)
 -> 395)
;;  succ:       30 (FALLTHRU)
;;              31
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 30, loop depth 0, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 389 388 390 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 390 389 391 30 (set (reg/f:SI 3 r3 [338])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f50612f57e0 running>)) "timer.c":157:15 253 {*arm_movsi_insn}
     (nil))
(insn 391 390 392 30 (set (reg/f:SI 3 r3 [orig:187 running.18_75 ] [187])
        (mem/f/c:SI (reg/f:SI 3 r3 [338]) [6 running+0 S4 A32])) "timer.c":157:15 253 {*arm_movsi_insn}
     (nil))
(insn 392 391 393 30 (set (reg:SI 2 r2 [orig:188 _76 ] [188])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:187 running.18_75 ] [187])
                (const_int 56 [0x38])) [2 running.18_75->time+0 S4 A32])) "timer.c":157:15 253 {*arm_movsi_insn}
     (nil))
(insn 393 392 394 30 (set (reg:SI 2 r2 [orig:189 _77 ] [189])
        (plus:SI (reg:SI 2 r2 [orig:188 _76 ] [188])
            (const_int -1 [0xffffffffffffffff]))) "timer.c":157:21 7 {*arm_addsi3}
     (nil))
(insn 394 393 395 30 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:187 running.18_75 ] [187])
                (const_int 56 [0x38])) [2 running.18_75->time+0 S4 A32])
        (reg:SI 2 r2 [orig:189 _77 ] [189])) "timer.c":157:21 253 {*arm_movsi_insn}
     (nil))
;;  succ:       31 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 31, loop depth 0, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29
;;              30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 395 394 396 31 16 (nil) [1 uses])
(note 396 395 397 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(call_insn 397 396 398 31 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_spsr") [flags 0x41]  <function_decl 0x7f506061b300 get_spsr>) [0 get_spsr S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":159:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 398 397 399 31 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 spsr+0 S4 A32])
        (reg:SI 0 r0)) "timer.c":159:12 253 {*arm_movsi_insn}
     (nil))
(insn 399 398 400 31 (set (reg:SI 0 r0)
        (const_int 0 [0])) "timer.c":167:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 400 399 401 31 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("timer_clearInterrupt") [flags 0x3]  <function_decl 0x7f506061b400 timer_clearInterrupt>) [0 timer_clearInterrupt S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":167:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 401 400 402 31 (set (reg/f:SI 3 r3 [339])
        (symbol_ref:SI ("oldcolor") [flags 0x2]  <var_decl 0x7f50606126c0 oldcolor>)) "timer.c":168:9 253 {*arm_movsi_insn}
     (nil))
(insn 402 401 403 31 (set (reg:SI 3 r3 [orig:190 oldcolor.19_78 ] [190])
        (mem/c:SI (reg/f:SI 3 r3 [339]) [2 oldcolor+0 S4 A32])) "timer.c":168:9 253 {*arm_movsi_insn}
     (nil))
(insn 403 402 404 31 (set (reg/f:SI 2 r2 [340])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f50612f5480 color>)) "timer.c":168:9 253 {*arm_movsi_insn}
     (nil))
(insn 404 403 405 31 (set (mem/c:SI (reg/f:SI 2 r2 [340]) [2 color+0 S4 A32])
        (reg:SI 3 r3 [orig:190 oldcolor.19_78 ] [190])) "timer.c":168:9 253 {*arm_movsi_insn}
     (nil))
(insn 405 404 406 31 (set (reg/f:SI 3 r3 [341])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f50612f57e0 running>)) "timer.c":170:14 253 {*arm_movsi_insn}
     (nil))
(insn 406 405 407 31 (set (reg/f:SI 3 r3 [orig:191 running.20_79 ] [191])
        (mem/f/c:SI (reg/f:SI 3 r3 [341]) [6 running+0 S4 A32])) "timer.c":170:14 253 {*arm_movsi_insn}
     (nil))
(insn 407 406 410 31 (set (reg:SI 3 r3 [orig:192 _80 ] [192])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:191 running.20_79 ] [191])
                (const_int 56 [0x38])) [2 running.20_79->time+0 S4 A32])) "timer.c":170:14 253 {*arm_movsi_insn}
     (nil))
(insn 410 407 411 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:192 _80 ] [192])
            (const_int 0 [0]))) "timer.c":170:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 411 410 412 31 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 461)
            (pc))) "timer.c":170:6 273 {arm_cond_branch}
     (nil)
 -> 461)
;;  succ:       32 (FALLTHRU)
;;              35
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 32, loop depth 0, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 412 411 413 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 32 (set (reg:SI 3 r3 [342])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 spsr+0 S4 A32])) "timer.c":170:35 253 {*arm_movsi_insn}
     (nil))
(insn 414 413 415 32 (set (reg:SI 3 r3 [orig:193 _81 ] [193])
        (and:SI (reg:SI 3 r3 [342])
            (const_int 31 [0x1f]))) "timer.c":170:35 90 {*arm_andsi3_insn}
     (nil))
(insn 415 414 416 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:193 _81 ] [193])
            (const_int 16 [0x10]))) "timer.c":170:26 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 416 415 417 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 461)
            (pc))) "timer.c":170:26 273 {arm_cond_branch}
     (nil)
 -> 461)
;;  succ:       33 (FALLTHRU)
;;              35
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 33, loop depth 0, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 417 416 418 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 418 417 419 33 (set (reg/f:SI 3 r3 [343])
        (symbol_ref:SI ("readyQueue") [flags 0x40]  <var_decl 0x7f50612f56c0 readyQueue>)) "timer.c":170:63 253 {*arm_movsi_insn}
     (nil))
(insn 419 418 420 33 (set (reg/f:SI 3 r3 [orig:194 readyQueue.21_82 ] [194])
        (mem/f/c:SI (reg/f:SI 3 r3 [343]) [6 readyQueue+0 S4 A32])) "timer.c":170:63 253 {*arm_movsi_insn}
     (nil))
(insn 420 419 421 33 (set (reg:SI 3 r3 [orig:195 _83 ] [195])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:194 readyQueue.21_82 ] [194])
                (const_int 24 [0x18])) [2 readyQueue.21_82->pid+0 S4 A32])) "timer.c":170:63 253 {*arm_movsi_insn}
     (nil))
(insn 421 420 422 33 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:195 _83 ] [195])
            (const_int 0 [0]))) "timer.c":170:50 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 422 421 423 33 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 461)
            (pc))) "timer.c":170:50 273 {arm_cond_branch}
     (nil)
 -> 461)
;;  succ:       34 (FALLTHRU)
;;              35
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 34, loop depth 0, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 423 422 424 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 424 423 425 34 (set (reg/f:SI 3 r3 [344])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f50612f57e0 running>)) "timer.c":171:54 253 {*arm_movsi_insn}
     (nil))
(insn 425 424 426 34 (set (reg/f:SI 3 r3 [orig:196 running.22_84 ] [196])
        (mem/f/c:SI (reg/f:SI 3 r3 [344]) [6 running+0 S4 A32])) "timer.c":171:54 253 {*arm_movsi_insn}
     (nil))
(insn 426 425 427 34 (set (reg:SI 1 r1 [orig:197 _85 ] [197])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:196 running.22_84 ] [196])
                (const_int 24 [0x18])) [2 running.22_84->pid+0 S4 A32])) "timer.c":171:5 253 {*arm_movsi_insn}
     (nil))
(insn 427 426 428 34 (set (reg/f:SI 3 r3 [345])
        (symbol_ref:SI ("readyQueue") [flags 0x40]  <var_decl 0x7f50612f56c0 readyQueue>)) "timer.c":171:71 253 {*arm_movsi_insn}
     (nil))
(insn 428 427 429 34 (set (reg/f:SI 3 r3 [orig:198 readyQueue.23_86 ] [198])
        (mem/f/c:SI (reg/f:SI 3 r3 [345]) [6 readyQueue+0 S4 A32])) "timer.c":171:71 253 {*arm_movsi_insn}
     (nil))
(insn 429 428 430 34 (set (reg:SI 3 r3 [orig:199 _87 ] [199])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:198 readyQueue.23_86 ] [198])
                (const_int 24 [0x18])) [2 readyQueue.23_86->pid+0 S4 A32])) "timer.c":171:5 253 {*arm_movsi_insn}
     (nil))
(insn 430 429 432 34 (set (reg:SI 2 r2)
        (reg:SI 3 r3 [orig:199 _87 ] [199])) "timer.c":171:5 253 {*arm_movsi_insn}
     (nil))
(insn 432 430 433 34 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC4") [flags 0x2]  <var_decl 0x7f5060643750 *.LC4>)) "timer.c":171:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 433 432 434 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":171:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 434 433 435 34 (set (reg/f:SI 3 r3 [346])
        (symbol_ref:SI ("swflag") [flags 0x40]  <var_decl 0x7f506060d5a0 swflag>)) "timer.c":172:12 253 {*arm_movsi_insn}
     (nil))
(insn 435 434 436 34 (set (reg:SI 2 r2 [347])
        (const_int 1 [0x1])) "timer.c":172:12 253 {*arm_movsi_insn}
     (nil))
(insn 436 435 443 34 (set (mem/v/c:SI (reg/f:SI 3 r3 [346]) [2 swflag+0 S4 A32])
        (reg:SI 2 r2 [347])) "timer.c":172:12 253 {*arm_movsi_insn}
     (nil))
(insn 443 436 461 34 (const_int 0 [0]) "timer.c":175:3 311 {nop}
     (nil))
;;  succ:       35 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 35, loop depth 0, maybe hot
;;  prev block 34, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31
;;              33
;;              34 [always]  (FALLTHRU)
;;              32
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 461 443 460 35 20 (nil) [3 uses])
(note 460 461 462 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 462 460 487 35 (const_int 0 [0]) "timer.c":175:3 311 {nop}
     (nil))
(note 487 462 488 35 NOTE_INSN_EPILOGUE_BEG)
(insn 488 487 489 35 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":176:1 -1
     (nil))
(insn/f 489 488 490 35 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "timer.c":176:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 490 489 491 35 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":176:1 -1
     (nil))
(jump_insn 491 490 492 35 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
        ]) "timer.c":176:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 492 491 469)
(note 469 492 0 NOTE_INSN_DELETED)

;; Function timer_init (timer_init, funcdef_no=1, decl_uid=4558, cgraph_uid=2, symbol_order=12)



try_optimize_cfg iteration 1



timer_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={5d,2u} r2={30d,29u,2e} r3={47d,44u} r11={3d,28u} r12={4d} r13={5d,22u} r14={3d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,1u} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 422{287d,133u,2e} in 115{113 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 3 1 142 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 142 3 143 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "timer.c":179:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [18  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 143 142 144 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "timer.c":179:1 -1
     (nil))
(insn/f 144 143 145 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "timer.c":179:1 -1
     (nil))
(insn 145 144 146 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":179:1 -1
     (nil))
(note 146 145 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 146 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC5") [flags 0x2]  <var_decl 0x7f50606437e0 *.LC5>)) "timer.c":181:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 6 5 7 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":181:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 7 6 8 2 (set (reg/f:SI 3 r3 [124])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":184:9 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg:SI 2 r2 [125])
        (const_int 270409728 [0x101e2000])) "timer.c":184:9 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/f/c:SI (reg/f:SI 3 r3 [124]) [1 tp[0]+0 S4 A32])
        (reg:SI 2 r2 [125])) "timer.c":184:9 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [126])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":185:9 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2 [127])
        (const_int 270409760 [0x101e2020])) "timer.c":185:9 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [126])
                (const_int 4 [0x4])) [1 tp[1]+0 S4 A32])
        (reg:SI 2 r2 [127])) "timer.c":185:9 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 3 r3 [128])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":186:9 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 2 r2 [129])
        (const_int 270413824 [0x101e3000])) "timer.c":186:9 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [128])
                (const_int 8 [0x8])) [1 tp[2]+0 S4 A32])
        (reg:SI 2 r2 [129])) "timer.c":186:9 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 3 r3 [130])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":187:9 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 2 r2 [131])
        (const_int 270413856 [0x101e3020])) "timer.c":187:9 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [130])
                (const_int 12 [0xc])) [1 tp[3]+0 S4 A32])
        (reg:SI 2 r2 [131])) "timer.c":187:9 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:SI 3 r3 [132])
        (const_int 0 [0])) "timer.c":190:9 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 131 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [132])) "timer.c":190:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 131 20 132 2 (set (pc)
        (label_ref 62)) "timer.c":190:3 284 {*arm_jump}
     (nil)
 -> 62)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 132 131 64)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 64 132 23 3 25 (nil) [1 uses])
(note 23 64 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 3 (set (reg/f:SI 2 r2 [133])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":191:7 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 3 (set (reg:SI 3 r3 [134])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":191:7 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [134])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [133])) [1 tp[i_12]+0 S4 A32])) "timer.c":191:7 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 28 3 (set (reg:SI 2 r2 [135])
        (const_int 0 [0])) "timer.c":191:17 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 3 (set (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [2 _1->LOAD+0 S4 A32])
        (reg:SI 2 r2 [135])) "timer.c":191:17 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 3 (set (reg/f:SI 2 r2 [136])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":192:7 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 31 3 (set (reg:SI 3 r3 [137])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":192:7 253 {*arm_movsi_insn}
     (nil))
(insn 31 30 32 3 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [137])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [136])) [1 tp[i_12]+0 S4 A32])) "timer.c":192:7 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 3 (set (reg:SI 2 r2 [138])
        (const_int -1 [0xffffffffffffffff])) "timer.c":192:17 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [2 _2->VALUE+0 S4 A32])
        (reg:SI 2 r2 [138])) "timer.c":192:17 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 3 (set (reg/f:SI 2 r2 [139])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":195:7 253 {*arm_movsi_insn}
     (nil))
(insn 35 34 36 3 (set (reg:SI 3 r3 [140])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":195:7 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 37 3 (set (reg/f:SI 3 r3 [orig:115 _3 ] [115])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [140])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [139])) [1 tp[i_12]+0 S4 A32])) "timer.c":195:7 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 3 (set (reg:SI 2 r2 [141])
        (const_int 0 [0])) "timer.c":195:17 253 {*arm_movsi_insn}
     (nil))
(insn 38 37 39 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _3 ] [115])
                (const_int 16 [0x10])) [2 _3->RIS+0 S4 A32])
        (reg:SI 2 r2 [141])) "timer.c":195:17 253 {*arm_movsi_insn}
     (nil))
(insn 39 38 40 3 (set (reg/f:SI 2 r2 [142])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":196:7 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 3 (set (reg:SI 3 r3 [143])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":196:7 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 3 (set (reg/f:SI 3 r3 [orig:116 _4 ] [116])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [143])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [142])) [1 tp[i_12]+0 S4 A32])) "timer.c":196:7 253 {*arm_movsi_insn}
     (nil))
(insn 42 41 43 3 (set (reg:SI 2 r2 [144])
        (const_int 0 [0])) "timer.c":196:17 253 {*arm_movsi_insn}
     (nil))
(insn 43 42 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:116 _4 ] [116])
                (const_int 20 [0x14])) [2 _4->MIS+0 S4 A32])
        (reg:SI 2 r2 [144])) "timer.c":196:17 253 {*arm_movsi_insn}
     (nil))
(insn 44 43 45 3 (set (reg/f:SI 2 r2 [145])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":197:7 253 {*arm_movsi_insn}
     (nil))
(insn 45 44 46 3 (set (reg:SI 3 r3 [146])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":197:7 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 3 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [146])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [145])) [1 tp[i_12]+0 S4 A32])) "timer.c":197:7 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 3 (set (reg:SI 2 r2 [147])
        (const_int 256 [0x100])) "timer.c":197:20 253 {*arm_movsi_insn}
     (nil))
(insn 48 47 49 3 (set (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [2 _5->LOAD+0 S4 A32])
        (reg:SI 2 r2 [147])) "timer.c":197:20 253 {*arm_movsi_insn}
     (nil))
(insn 49 48 50 3 (set (reg/f:SI 2 r2 [148])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":198:7 253 {*arm_movsi_insn}
     (nil))
(insn 50 49 51 3 (set (reg:SI 3 r3 [149])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":198:7 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 3 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [149])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [148])) [1 tp[i_12]+0 S4 A32])) "timer.c":198:7 253 {*arm_movsi_insn}
     (nil))
(insn 52 51 53 3 (set (reg:SI 2 r2 [150])
        (const_int 98 [0x62])) "timer.c":198:20 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 8 [0x8])) [2 _6->CONTROL+0 S4 A32])
        (reg:SI 2 r2 [150])) "timer.c":198:20 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 55 3 (set (reg/f:SI 2 r2 [151])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":200:7 253 {*arm_movsi_insn}
     (nil))
(insn 55 54 56 3 (set (reg:SI 3 r3 [152])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":200:7 253 {*arm_movsi_insn}
     (nil))
(insn 56 55 57 3 (set (reg/f:SI 3 r3 [orig:119 _7 ] [119])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [152])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [151])) [1 tp[i_12]+0 S4 A32])) "timer.c":200:7 253 {*arm_movsi_insn}
     (nil))
(insn 57 56 58 3 (set (reg:SI 2 r2 [153])
        (const_int 61440 [0xf000])) "timer.c":200:22 253 {*arm_movsi_insn}
     (nil))
(insn 58 57 59 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:119 _7 ] [119])
                (const_int 24 [0x18])) [2 _7->BGLOAD+0 S4 A32])
        (reg:SI 2 r2 [153])) "timer.c":200:22 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 60 3 (set (reg:SI 3 r3 [155])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":190:19 253 {*arm_movsi_insn}
     (nil))
(insn 60 59 61 3 (set (reg:SI 3 r3 [154])
        (plus:SI (reg:SI 3 r3 [155])
            (const_int 1 [0x1]))) "timer.c":190:19 7 {*arm_addsi3}
     (nil))
(insn 61 60 62 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [154])) "timer.c":190:19 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 62 61 63 4 24 (nil) [1 uses])
(note 63 62 67 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 67 63 68 4 (set (reg:SI 3 r3 [156])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":190:14 253 {*arm_movsi_insn}
     (nil))
(insn 68 67 69 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [156])
            (const_int 3 [0x3]))) "timer.c":190:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 69 68 70 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "timer.c":190:14 273 {arm_cond_branch}
     (nil)
 -> 64)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 70 69 71 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 5 (set (reg:SI 1 r1)
        (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x7f5060643870 *.LC6>)) "timer.c":203:3 253 {*arm_movsi_insn}
     (nil))
(insn 72 71 73 5 (set (reg:SI 0 r0)
        (symbol_ref:SI ("clock") [flags 0x2]  <var_decl 0x7f5060612360 clock>)) "timer.c":203:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 73 72 74 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41]  <function_decl 0x7f506060a800 strcpy>) [0 strcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":203:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 74 73 75 5 (set (reg/f:SI 3 r3 [157])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":204:16 253 {*arm_movsi_insn}
     (nil))
(insn 75 74 76 5 (set (reg:SI 2 r2 [158])
        (const_int 0 [0])) "timer.c":204:16 253 {*arm_movsi_insn}
     (nil))
(insn 76 75 77 5 (set (mem/c:SI (reg/f:SI 3 r3 [157]) [2 ss+0 S4 A32])
        (reg:SI 2 r2 [158])) "timer.c":204:16 253 {*arm_movsi_insn}
     (nil))
(insn 77 76 78 5 (set (reg/f:SI 3 r3 [159])
        (symbol_ref:SI ("ss") [flags 0x40]  <var_decl 0x7f50606125a0 ss>)) "timer.c":204:11 253 {*arm_movsi_insn}
     (nil))
(insn 78 77 79 5 (set (reg:SI 3 r3 [orig:120 ss.24_8 ] [120])
        (mem/c:SI (reg/f:SI 3 r3 [159]) [2 ss+0 S4 A32])) "timer.c":204:11 253 {*arm_movsi_insn}
     (nil))
(insn 79 78 80 5 (set (reg/f:SI 2 r2 [160])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":204:11 253 {*arm_movsi_insn}
     (nil))
(insn 80 79 81 5 (set (mem/c:SI (reg/f:SI 2 r2 [160]) [2 mm+0 S4 A32])
        (reg:SI 3 r3 [orig:120 ss.24_8 ] [120])) "timer.c":204:11 253 {*arm_movsi_insn}
     (nil))
(insn 81 80 82 5 (set (reg/f:SI 3 r3 [161])
        (symbol_ref:SI ("mm") [flags 0x40]  <var_decl 0x7f5060612510 mm>)) "timer.c":204:6 253 {*arm_movsi_insn}
     (nil))
(insn 82 81 83 5 (set (reg:SI 3 r3 [orig:121 mm.25_9 ] [121])
        (mem/c:SI (reg/f:SI 3 r3 [161]) [2 mm+0 S4 A32])) "timer.c":204:6 253 {*arm_movsi_insn}
     (nil))
(insn 83 82 84 5 (set (reg/f:SI 2 r2 [162])
        (symbol_ref:SI ("hh") [flags 0x40]  <var_decl 0x7f5060612480 hh>)) "timer.c":204:6 253 {*arm_movsi_insn}
     (nil))
(insn 84 83 85 5 (set (mem/c:SI (reg/f:SI 2 r2 [162]) [2 hh+0 S4 A32])
        (reg:SI 3 r3 [orig:121 mm.25_9 ] [121])) "timer.c":204:6 253 {*arm_movsi_insn}
     (nil))
(insn 85 84 86 5 (set (reg/f:SI 3 r3 [163])
        (symbol_ref:SI ("ft") [flags 0x2]  <var_decl 0x7f5060612870 ft>)) "timer.c":206:6 253 {*arm_movsi_insn}
     (nil))
(insn 86 85 87 5 (set (reg/f:SI 2 r2 [164])
        (symbol_ref:SI ("tnode") [flags 0x2]  <var_decl 0x7f5060612750 tnode>)) "timer.c":206:6 253 {*arm_movsi_insn}
     (nil))
(insn 87 86 88 5 (set (mem/f/c:SI (reg/f:SI 3 r3 [163]) [5 ft+0 S4 A32])
        (reg/f:SI 2 r2 [164])) "timer.c":206:6 253 {*arm_movsi_insn}
     (nil))
(insn 88 87 89 5 (set (reg:SI 3 r3 [165])
        (const_int 0 [0])) "timer.c":207:9 253 {*arm_movsi_insn}
     (nil))
(insn 89 88 133 5 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [165])) "timer.c":207:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 133 89 134 5 (set (pc)
        (label_ref 114)) "timer.c":207:3 284 {*arm_jump}
     (nil)
 -> 114)
;;  succ:       7 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 134 133 116)
;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
(code_label 116 134 92 6 27 (nil) [1 uses])
(note 92 116 93 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 6 (set (reg:SI 3 r3 [166])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":208:29 253 {*arm_movsi_insn}
     (nil))
(insn 94 93 95 6 (set (reg:SI 2 r2 [orig:122 _10 ] [122])
        (plus:SI (reg:SI 3 r3 [166])
            (const_int 1 [0x1]))) "timer.c":208:29 7 {*arm_addsi3}
     (nil))
(insn 95 94 96 6 (set (reg:SI 3 r3 [167])
        (reg:SI 2 r2 [orig:122 _10 ] [122])) "timer.c":208:21 253 {*arm_movsi_insn}
     (nil))
(insn 96 95 97 6 (set (reg:SI 3 r3 [167])
        (ashift:SI (reg:SI 3 r3 [167])
            (const_int 1 [0x1]))) "timer.c":208:21 147 {*arm_shiftsi3}
     (nil))
(insn 97 96 98 6 (set (reg:SI 3 r3 [167])
        (plus:SI (reg:SI 3 r3 [167])
            (reg:SI 2 r2 [orig:122 _10 ] [122]))) "timer.c":208:21 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [orig:122 _10 ] [122])
            (const_int 3 [0x3]))
        (nil)))
(insn 98 97 100 6 (set (reg:SI 3 r3 [168])
        (ashift:SI (reg:SI 3 r3 [167])
            (const_int 2 [0x2]))) "timer.c":208:21 147 {*arm_shiftsi3}
     (nil))
(insn 100 98 101 6 (set (reg:SI 2 r2 [169])
        (symbol_ref:SI ("tnode") [flags 0x2]  <var_decl 0x7f5060612750 tnode>)) "timer.c":208:21 253 {*arm_movsi_insn}
     (nil))
(insn 101 100 102 6 (set (reg/f:SI 1 r1 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 3 r3 [167])
            (reg:SI 2 r2 [169]))) "timer.c":208:21 7 {*arm_addsi3}
     (nil))
(insn 102 101 103 6 (set (reg/f:SI 0 r0 [170])
        (symbol_ref:SI ("tnode") [flags 0x2]  <var_decl 0x7f5060612750 tnode>)) "timer.c":208:19 253 {*arm_movsi_insn}
     (nil))
(insn 103 102 104 6 (set (reg:SI 2 r2 [171])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":208:19 253 {*arm_movsi_insn}
     (nil))
(insn 104 103 105 6 (set (reg:SI 3 r3 [172])
        (reg:SI 2 r2 [171])) "timer.c":208:19 253 {*arm_movsi_insn}
     (nil))
(insn 105 104 106 6 (set (reg:SI 3 r3 [172])
        (ashift:SI (reg:SI 3 r3 [172])
            (const_int 1 [0x1]))) "timer.c":208:19 147 {*arm_shiftsi3}
     (nil))
(insn 106 105 107 6 (set (reg:SI 3 r3 [172])
        (plus:SI (reg:SI 3 r3 [172])
            (reg:SI 2 r2 [171]))) "timer.c":208:19 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [171])
            (const_int 3 [0x3]))
        (nil)))
(insn 107 106 109 6 (set (reg:SI 3 r3 [173])
        (ashift:SI (reg:SI 3 r3 [172])
            (const_int 2 [0x2]))) "timer.c":208:19 147 {*arm_shiftsi3}
     (nil))
(insn 109 107 110 6 (set (reg/f:SI 3 r3 [174])
        (plus:SI (reg/f:SI 0 r0 [170])
            (reg:SI 3 r3 [172]))) "timer.c":208:19 7 {*arm_addsi3}
     (nil))
(insn 110 109 111 6 (set (mem/f:SI (reg/f:SI 3 r3 [174]) [5 tnode[i_13].next+0 S4 A32])
        (reg/f:SI 1 r1 [orig:123 _11 ] [123])) "timer.c":208:19 253 {*arm_movsi_insn}
     (nil))
(insn 111 110 112 6 (set (reg:SI 3 r3 [176])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":207:23 253 {*arm_movsi_insn}
     (nil))
(insn 112 111 113 6 (set (reg:SI 3 r3 [175])
        (plus:SI (reg:SI 3 r3 [176])
            (const_int 1 [0x1]))) "timer.c":207:23 7 {*arm_addsi3}
     (nil))
(insn 113 112 114 6 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])
        (reg:SI 3 r3 [175])) "timer.c":207:23 253 {*arm_movsi_insn}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              5 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 114 113 115 7 26 (nil) [1 uses])
(note 115 114 119 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 119 115 120 7 (set (reg:SI 3 r3 [177])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 i+0 S4 A32])) "timer.c":207:14 253 {*arm_movsi_insn}
     (nil))
(insn 120 119 121 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [177])
            (const_int 63 [0x3f]))) "timer.c":207:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 121 120 122 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) "timer.c":207:14 273 {arm_cond_branch}
     (nil)
 -> 116)
;;  succ:       6
;;              8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 122 121 123 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 124 8 (set (reg/f:SI 3 r3 [178])
        (symbol_ref:SI ("tnode") [flags 0x2]  <var_decl 0x7f5060612750 tnode>)) "timer.c":209:22 253 {*arm_movsi_insn}
     (nil))
(insn 124 123 125 8 (set (reg:SI 2 r2 [179])
        (const_int 0 [0])) "timer.c":209:22 253 {*arm_movsi_insn}
     (nil))
(insn 125 124 126 8 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [178])
                (const_int 756 [0x2f4])) [5 tnode[63].next+0 S4 A32])
        (reg:SI 2 r2 [179])) "timer.c":209:22 253 {*arm_movsi_insn}
     (nil))
(insn 126 125 127 8 (set (reg/f:SI 3 r3 [180])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":210:6 253 {*arm_movsi_insn}
     (nil))
(insn 127 126 128 8 (set (reg:SI 2 r2 [181])
        (const_int 0 [0])) "timer.c":210:6 253 {*arm_movsi_insn}
     (nil))
(insn 128 127 136 8 (set (mem/f/c:SI (reg/f:SI 3 r3 [180]) [5 tq+0 S4 A32])
        (reg:SI 2 r2 [181])) "timer.c":210:6 253 {*arm_movsi_insn}
     (nil))
(insn 136 128 147 8 (const_int 0 [0]) "timer.c":213:1 311 {nop}
     (nil))
(note 147 136 148 8 NOTE_INSN_EPILOGUE_BEG)
(insn 148 147 149 8 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":213:1 -1
     (nil))
(insn/f 149 148 150 8 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "timer.c":213:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 150 149 151 8 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":213:1 -1
     (nil))
(jump_insn 151 150 152 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
        ]) "timer.c":213:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 152 151 141)
(note 141 152 0 NOTE_INSN_DELETED)

;; Function timer_start (timer_start, funcdef_no=2, decl_uid=4570, cgraph_uid=3, symbol_order=13)



try_optimize_cfg iteration 1



timer_start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={4d,2u} r3={7d,5u} r11={3d,10u} r12={2d} r13={5d,15u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 157{120d,37u,0e} in 21{20 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 4 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 22 4 23 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "timer.c":216:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [18  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 23 22 24 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "timer.c":216:1 -1
     (nil))
(insn/f 24 23 25 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "timer.c":216:1 -1
     (nil))
(insn 25 24 26 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":216:1 -1
     (nil))
(note 26 25 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 26 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 n+0 S4 A32])
        (reg:SI 0 r0 [ n ])) "timer.c":216:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x7f5060643900 *.LC7>)) "timer.c":218:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":218:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [115])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":219:7 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg:SI 3 r3 [116])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 n+0 S4 A32])) "timer.c":219:7 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [117])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [116])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [115])) [1 tp[n_5(D)]+0 S4 A32])) "timer.c":219:7 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tpr+0 S4 A32])
        (reg/f:SI 3 r3 [117])) "timer.c":219:7 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 3 r3 [118])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tpr+0 S4 A32])) "timer.c":220:16 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [118])
                (const_int 8 [0x8])) [2 tpr_6->CONTROL+0 S4 A32])) "timer.c":220:16 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 128 [0x80]))) "timer.c":220:16 106 {*iorsi3_insn}
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 3 r3 [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tpr+0 S4 A32])) "timer.c":220:16 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 20 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [119])
                (const_int 8 [0x8])) [2 tpr_6->CONTROL+0 S4 A32])
        (reg:SI 2 r2 [orig:114 _2 ] [114])) "timer.c":220:16 253 {*arm_movsi_insn}
     (nil))
(insn 20 16 27 2 (const_int 0 [0]) "timer.c":221:1 311 {nop}
     (nil))
(note 27 20 28 2 NOTE_INSN_EPILOGUE_BEG)
(insn 28 27 29 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":221:1 -1
     (nil))
(insn/f 29 28 30 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "timer.c":221:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 30 29 31 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":221:1 -1
     (nil))
(jump_insn 31 30 32 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
        ]) "timer.c":221:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 32 31 21)
(note 21 32 0 NOTE_INSN_DELETED)

;; Function timer_clearInterrupt (timer_clearInterrupt, funcdef_no=3, decl_uid=4540, cgraph_uid=4, symbol_order=14)



try_optimize_cfg iteration 1



timer_clearInterrupt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp]
;;  ref usage 	r0={3d,3u} r1={1d} r2={3d,2u} r3={5d,4u} r11={3d,9u} r13={5d,11u} r14={1d,1u} r102={1d,1u} 
;;    total ref usage 53{22d,31u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 4 22 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "timer.c":223:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 22 21 23 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "timer.c":223:1 -1
     (nil))
(insn/f 23 22 24 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "timer.c":223:1 -1
     (nil))
(insn 24 23 25 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":223:1 -1
     (nil))
(note 25 24 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 25 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 n+0 S4 A32])
        (reg:SI 0 r0 [ n ])) "timer.c":223:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 2 r2 [114])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":225:10 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [115])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 n+0 S4 A32])) "timer.c":225:10 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [116])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [115])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [114])) [1 tp[n_2(D)]+0 S4 A32])) "timer.c":225:10 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tpr+0 S4 A32])
        (reg/f:SI 3 r3 [116])) "timer.c":225:10 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [117])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tpr+0 S4 A32])) "timer.c":226:15 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2 [118])
        (const_int -1 [0xffffffffffffffff])) "timer.c":226:15 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [117])
                (const_int 12 [0xc])) [2 tpr_3->INTCLR+0 S4 A32])
        (reg:SI 2 r2 [118])) "timer.c":226:15 253 {*arm_movsi_insn}
     (nil))
(insn 15 12 16 2 (clobber (reg/i:SI 0 r0)) "timer.c":227:1 -1
     (nil))
(insn 16 15 19 2 (clobber (reg:SI 3 r3 [orig:113 <retval> ] [113])) "timer.c":227:1 -1
     (nil))
(insn 19 16 14 2 (const_int 0 [0]) "timer.c":227:1 311 {nop}
     (nil))
(insn 14 19 17 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:113 <retval> ] [113])) "timer.c":227:1 253 {*arm_movsi_insn}
     (nil))
(insn 17 14 26 2 (use (reg/i:SI 0 r0)) "timer.c":227:1 -1
     (nil))
(note 26 17 27 2 NOTE_INSN_EPILOGUE_BEG)
(insn 27 26 28 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":227:1 -1
     (nil))
(insn/f 28 27 29 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "timer.c":227:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 29 28 30 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":227:1 -1
     (nil))
(insn/f 30 29 31 2 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [18  S4 A32])) "timer.c":227:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 31 30 32 2 (simple_return) "timer.c":227:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 32 31 20)
(note 20 32 0 NOTE_INSN_DELETED)

;; Function timer_stop (timer_stop, funcdef_no=4, decl_uid=4578, cgraph_uid=5, symbol_order=15)



try_optimize_cfg iteration 1



timer_stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp]
;;  ref usage 	r0={1d,1u} r1={1d} r2={3d,2u} r3={6d,5u} r11={3d,10u} r13={5d,11u} r14={1d,1u} r102={1d,1u} 
;;    total ref usage 52{21d,31u,0e} in 20{20 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 20 4 21 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "timer.c":230:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 21 20 22 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "timer.c":230:1 -1
     (nil))
(insn/f 22 21 23 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "timer.c":230:1 -1
     (nil))
(insn 23 22 24 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":230:1 -1
     (nil))
(note 24 23 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 24 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 n+0 S4 A32])
        (reg:SI 0 r0 [ n ])) "timer.c":230:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 2 r2 [115])
        (symbol_ref:SI ("tp") [flags 0x2]  <var_decl 0x7f5060612000 tp>)) "timer.c":231:10 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [116])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [2 n+0 S4 A32])) "timer.c":231:10 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [117])
        (mem/f:SI (plus:SI (mult:SI (reg:SI 3 r3 [116])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [115])) [1 tp[n_4(D)]+0 S4 A32])) "timer.c":231:10 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tptr+0 S4 A32])
        (reg/f:SI 3 r3 [117])) "timer.c":231:10 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [118])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tptr+0 S4 A32])) "timer.c":232:17 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [118])
                (const_int 8 [0x8])) [2 tptr_5->CONTROL+0 S4 A32])) "timer.c":232:17 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 127 [0x7f]))) "timer.c":232:17 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 3 r3 [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 tptr+0 S4 A32])) "timer.c":232:17 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [119])
                (const_int 8 [0x8])) [2 tptr_5->CONTROL+0 S4 A32])
        (reg:SI 2 r2 [orig:114 _2 ] [114])) "timer.c":232:17 253 {*arm_movsi_insn}
     (nil))
(insn 18 14 25 2 (const_int 0 [0]) "timer.c":233:1 311 {nop}
     (nil))
(note 25 18 26 2 NOTE_INSN_EPILOGUE_BEG)
(insn 26 25 27 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":233:1 -1
     (nil))
(insn/f 27 26 28 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "timer.c":233:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 28 27 29 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":233:1 -1
     (nil))
(insn/f 29 28 30 2 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [18  S4 A32])) "timer.c":233:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 30 29 31 2 (simple_return) "timer.c":233:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 31 30 19)
(note 19 31 0 NOTE_INSN_DELETED)

;; Function get_tnode (get_tnode, funcdef_no=5, decl_uid=4581, cgraph_uid=6, symbol_order=16)



try_optimize_cfg iteration 1



get_tnode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d,1u} r3={7d,6u} r11={3d,7u} r13={5d,11u} r14={1d,1u} r102={1d,1u} 
;;    total ref usage 51{22d,29u,0e} in 20{20 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 3 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 3 25 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "timer.c":235:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 25 24 26 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "timer.c":235:1 -1
     (nil))
(insn/f 26 25 27 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "timer.c":235:1 -1
     (nil))
(insn 27 26 28 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":235:1 -1
     (nil))
(note 28 27 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 28 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [117])
        (symbol_ref:SI ("ft") [flags 0x2]  <var_decl 0x7f5060612870 ft>)) "timer.c":237:8 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [118])
        (mem/f/c:SI (reg/f:SI 3 r3 [117]) [5 ft+0 S4 A32])) "timer.c":237:8 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])
        (reg/f:SI 3 r3 [118])) "timer.c":237:8 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [119])
        (symbol_ref:SI ("ft") [flags 0x2]  <var_decl 0x7f5060612870 ft>)) "timer.c":238:12 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 3 r3 [orig:113 ft.26_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [119]) [5 ft+0 S4 A32])) "timer.c":238:12 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/f:SI 3 r3 [orig:113 ft.26_1 ] [113]) [5 ft.26_1->next+0 S4 A32])) "timer.c":238:12 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 2 r2 [120])
        (symbol_ref:SI ("ft") [flags 0x2]  <var_decl 0x7f5060612870 ft>)) "timer.c":238:8 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (mem/f/c:SI (reg/f:SI 2 r2 [120]) [5 ft+0 S4 A32])
        (reg/f:SI 3 r3 [orig:114 _2 ] [114])) "timer.c":238:8 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 20 2 (set (reg/f:SI 3 r3 [orig:115 _6 ] [115])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":239:12 253 {*arm_movsi_insn}
     (nil))
(insn 20 13 21 2 (set (reg/i:SI 0 r0)
        (reg/f:SI 3 r3 [orig:116 <retval> ] [116])) "timer.c":240:1 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 29 2 (use (reg/i:SI 0 r0)) "timer.c":240:1 -1
     (nil))
(note 29 21 30 2 NOTE_INSN_EPILOGUE_BEG)
(insn 30 29 31 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":240:1 -1
     (nil))
(insn/f 31 30 32 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "timer.c":240:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 32 31 33 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":240:1 -1
     (nil))
(insn/f 33 32 34 2 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [18  S4 A32])) "timer.c":240:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 34 33 35 2 (simple_return) "timer.c":240:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 35 34 23)
(note 23 35 0 NOTE_INSN_DELETED)

;; Function put_tnode (put_tnode, funcdef_no=6, decl_uid=4536, cgraph_uid=7, symbol_order=17)



try_optimize_cfg iteration 1



put_tnode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp]
;;  ref usage 	r0={3d,3u} r1={1d} r2={3d,2u} r3={5d,4u} r11={3d,8u} r13={5d,11u} r14={1d,1u} r102={1d,1u} 
;;    total ref usage 52{22d,30u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 4 22 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "timer.c":243:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 22 21 23 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "timer.c":243:1 -1
     (nil))
(insn/f 23 22 24 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "timer.c":243:1 -1
     (nil))
(insn 24 23 25 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":243:1 -1
     (nil))
(note 25 24 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 25 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])
        (reg:SI 0 r0 [ tp ])) "timer.c":243:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 3 r3 [115])
        (symbol_ref:SI ("ft") [flags 0x2]  <var_decl 0x7f5060612870 ft>)) "timer.c":244:14 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 2 r2 [orig:113 ft.27_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [115]) [5 ft+0 S4 A32])) "timer.c":244:14 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [116])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":244:14 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/f:SI (reg/f:SI 3 r3 [116]) [5 tp_3(D)->next+0 S4 A32])
        (reg/f:SI 2 r2 [orig:113 ft.27_1 ] [113])) "timer.c":244:14 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 2 r2 [117])
        (symbol_ref:SI ("ft") [flags 0x2]  <var_decl 0x7f5060612870 ft>)) "timer.c":245:8 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [118])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":245:8 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 15 2 (set (mem/f/c:SI (reg/f:SI 2 r2 [117]) [5 ft+0 S4 A32])
        (reg/f:SI 3 r3 [118])) "timer.c":245:8 253 {*arm_movsi_insn}
     (nil))
(insn 15 12 16 2 (clobber (reg/i:SI 0 r0)) "timer.c":246:1 -1
     (nil))
(insn 16 15 19 2 (clobber (reg:SI 3 r3 [orig:114 <retval> ] [114])) "timer.c":246:1 -1
     (nil))
(insn 19 16 14 2 (const_int 0 [0]) "timer.c":246:1 311 {nop}
     (nil))
(insn 14 19 17 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:114 <retval> ] [114])) "timer.c":246:1 253 {*arm_movsi_insn}
     (nil))
(insn 17 14 26 2 (use (reg/i:SI 0 r0)) "timer.c":246:1 -1
     (nil))
(note 26 17 27 2 NOTE_INSN_EPILOGUE_BEG)
(insn 27 26 28 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":246:1 -1
     (nil))
(insn/f 28 27 29 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "timer.c":246:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 29 28 30 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":246:1 -1
     (nil))
(insn/f 30 29 31 2 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [18  S4 A32])) "timer.c":246:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 31 30 32 2 (simple_return) "timer.c":246:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 32 31 20)
(note 20 32 0 NOTE_INSN_DELETED)

;; Function printTQ (printTQ, funcdef_no=7, decl_uid=4535, cgraph_uid=8, symbol_order=18)



try_optimize_cfg iteration 1



printTQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,5u} r1={5d,1u} r2={5d,1u} r3={14d,10u} r11={3d,14u} r12={6d} r13={5d,20u} r14={4d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,1u} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 379{324d,55u,0e} in 35{32 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 3 1 44 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 44 3 45 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "timer.c":249:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [18  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 45 44 46 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "timer.c":249:1 -1
     (nil))
(insn/f 46 45 47 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "timer.c":249:1 -1
     (nil))
(insn 47 46 48 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":249:1 -1
     (nil))
(note 48 47 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 48 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [117])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":251:7 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [118])
        (mem/f/c:SI (reg/f:SI 3 r3 [117]) [5 tq+0 S4 A32])) "timer.c":251:7 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])
        (reg/f:SI 3 r3 [118])) "timer.c":251:7 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC8") [flags 0x2]  <var_decl 0x7f5060643990 *.LC8>)) "timer.c":253:4 253 {*arm_movsi_insn}
     (nil))
(call_insn 9 8 41 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":253:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 41 9 42 2 (set (pc)
        (label_ref 25)) "timer.c":255:9 284 {*arm_jump}
     (nil)
 -> 25)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 42 41 27)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 27 42 12 3 48 (nil) [1 uses])
(note 12 27 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg/f:SI 3 r3 [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":256:34 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 3 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (plus:SI (reg/f:SI 3 r3 [119])
                (const_int 8 [0x8])) [6 tp_4->who+0 S4 A32])) "timer.c":256:34 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 3 (set (reg:SI 1 r1 [orig:114 _2 ] [114])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 24 [0x18])) [2 _1->pid+0 S4 A32])) "timer.c":256:7 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 3 r3 [120])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":256:7 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 3 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [120])
                (const_int 4 [0x4])) [2 tp_4->time+0 S4 A32])) "timer.c":256:7 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 20 3 (set (reg:SI 2 r2)
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "timer.c":256:7 253 {*arm_movsi_insn}
     (nil))
(insn 20 18 21 3 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC9") [flags 0x2]  <var_decl 0x7f5060643a20 *.LC9>)) "timer.c":256:7 253 {*arm_movsi_insn}
     (nil))
(call_insn 21 20 22 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":256:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 22 21 23 3 (set (reg/f:SI 3 r3 [121])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":257:10 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 3 r3 [122])
        (mem/f:SI (reg/f:SI 3 r3 [121]) [5 tp_4->next+0 S4 A32])) "timer.c":257:10 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])
        (reg/f:SI 3 r3 [122])) "timer.c":257:10 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 25 24 26 4 47 (nil) [1 uses])
(note 26 25 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 26 29 4 (set (reg:SI 3 r3 [123])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 tp+0 S4 A32])) "timer.c":255:10 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [123])
            (const_int 0 [0]))) "timer.c":255:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "timer.c":255:10 273 {arm_cond_branch}
     (nil)
 -> 27)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC10") [flags 0x2]  <var_decl 0x7f5060643ab0 *.LC10>)) "timer.c":259:4 253 {*arm_movsi_insn}
     (nil))
(call_insn 33 32 36 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f506060a700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":259:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 36 33 37 5 (clobber (reg/i:SI 0 r0)) "timer.c":260:1 -1
     (nil))
(insn 37 36 40 5 (clobber (reg:SI 3 r3 [orig:116 <retval> ] [116])) "timer.c":260:1 -1
     (nil))
(insn 40 37 35 5 (const_int 0 [0]) "timer.c":260:1 311 {nop}
     (nil))
(insn 35 40 38 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:116 <retval> ] [116])) "timer.c":260:1 253 {*arm_movsi_insn}
     (nil))
(insn 38 35 49 5 (use (reg/i:SI 0 r0)) "timer.c":260:1 -1
     (nil))
(note 49 38 50 5 NOTE_INSN_EPILOGUE_BEG)
(insn 50 49 51 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":260:1 -1
     (nil))
(insn/f 51 50 52 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "timer.c":260:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 52 51 53 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":260:1 -1
     (nil))
(jump_insn 53 52 54 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
        ]) "timer.c":260:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 54 53 43)
(note 43 54 0 NOTE_INSN_DELETED)

;; Function kitimer (kitimer, funcdef_no=8, decl_uid=4594, cgraph_uid=9, symbol_order=19)



try_optimize_cfg iteration 1

Forwarding edge 7->8 to 10 failed.


kitimer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,6u} r1={5d} r2={19d,14u} r3={38d,33u} r11={3d,53u} r12={8d} r13={5d,31u} r14={5d,2u} r15={5d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={9d,5u} r101={4d} r102={1d,1u} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 603{458d,145u,0e} in 97{93 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 4 1 134 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 134 4 135 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [18  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "timer.c":263:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [18  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 135 134 136 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "timer.c":263:1 -1
     (nil))
(insn/f 136 135 137 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) "timer.c":263:1 -1
     (nil))
(insn 137 136 138 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "timer.c":263:1 -1
     (nil))
(note 138 137 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 138 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])
        (reg:SI 0 r0 [ time ])) "timer.c":263:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("int_off") [flags 0x41]  <function_decl 0x7f5060622600 int_off>) [0 int_off S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":268:10 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 7 6 8 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [2 ps+0 S4 A64])
        (reg:SI 0 r0)) "timer.c":268:10 253 {*arm_movsi_insn}
     (nil))
(call_insn 8 7 9 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_tnode") [flags 0x3]  <function_decl 0x7f506061bf00 get_tnode>) [0 get_tnode S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":269:9 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 9 8 10 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])
        (reg:SI 0 r0)) "timer.c":269:9 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [123])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":270:13 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2 [124])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])) "timer.c":270:13 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 4 [0x4])) [2 t_19->time+0 S4 A32])
        (reg:SI 2 r2 [124])) "timer.c":270:13 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 3 r3 [125])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f50612f57e0 running>)) "timer.c":271:12 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 2 r2 [orig:113 running.28_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [125]) [6 running+0 S4 A32])) "timer.c":271:12 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 3 r3 [126])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":271:12 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (mem/f:SI (plus:SI (reg/f:SI 3 r3 [126])
                (const_int 8 [0x8])) [6 t_19->who+0 S4 A32])
        (reg/f:SI 2 r2 [orig:113 running.28_1 ] [113])) "timer.c":271:12 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 3 r3 [127])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":274:11 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 3 r3 [orig:114 tq.29_2 ] [114])
        (mem/f/c:SI (reg/f:SI 3 r3 [127]) [5 tq+0 S4 A32])) "timer.c":274:11 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 tq.29_2 ] [114])
            (const_int 0 [0]))) "timer.c":274:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "timer.c":274:8 273 {arm_cond_branch}
     (nil)
 -> 30)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 3 (set (reg/f:SI 2 r2 [128])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":275:12 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 3 r3 [129])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":275:12 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (mem/f/c:SI (reg/f:SI 2 r2 [128]) [5 tq+0 S4 A32])
        (reg/f:SI 3 r3 [129])) "timer.c":275:12 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 3 (set (reg/f:SI 3 r3 [130])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":276:17 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 3 (set (reg:SI 2 r2 [131])
        (const_int 0 [0])) "timer.c":276:17 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 121 3 (set (mem/f:SI (reg/f:SI 3 r3 [130]) [5 t_19->next+0 S4 A32])
        (reg:SI 2 r2 [131])) "timer.c":276:17 253 {*arm_movsi_insn}
     (nil))
(jump_insn 121 27 122 3 (set (pc)
        (label_ref 109)) 284 {*arm_jump}
     (nil)
 -> 109)
;;  succ:       15 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 122 121 30)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 30 122 31 4 52 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 4 (set (reg/f:SI 3 r3 [132])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":279:17 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 4 (set (reg/f:SI 3 r3 [133])
        (mem/f/c:SI (reg/f:SI 3 r3 [132]) [5 tq+0 S4 A32])) "timer.c":279:17 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 4 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])
        (reg/f:SI 3 r3 [133])) "timer.c":279:17 253 {*arm_movsi_insn}
     (nil))
(insn 35 34 36 4 (set (reg/f:SI 3 r3 [134])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":279:13 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 123 4 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 q+0 S4 A32])
        (reg/f:SI 3 r3 [134])) "timer.c":279:13 253 {*arm_movsi_insn}
     (nil))
(jump_insn 123 36 124 4 (set (pc)
        (label_ref 63)) "timer.c":280:17 284 {*arm_jump}
     (nil)
 -> 63)
;;  succ:       7 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 124 123 65)
;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 65 124 39 5 57 (nil) [1 uses])
(note 39 65 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 5 (set (reg/f:SI 3 r3 [135])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":281:27 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 5 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [135])
                (const_int 4 [0x4])) [2 p_11->time+0 S4 A32])) "timer.c":281:27 253 {*arm_movsi_insn}
     (nil))
(insn 42 41 43 5 (set (reg:SI 2 r2 [136])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])) "timer.c":281:24 253 {*arm_movsi_insn}
     (nil))
(insn 43 42 46 5 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (minus:SI (reg:SI 2 r2 [136])
            (reg:SI 3 r3 [orig:115 _3 ] [115]))) "timer.c":281:24 45 {*arm_subsi3_insn}
     (nil))
(insn 46 43 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 0 [0]))) "timer.c":281:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 52 5 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 131)
            (pc))) "timer.c":281:18 273 {arm_cond_branch}
     (nil)
 -> 131)
;;  succ:       9
;;              6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 52 47 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 6 (set (reg/f:SI 3 r3 [137])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":283:24 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 55 6 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [137])
                (const_int 4 [0x4])) [2 p_11->time+0 S4 A32])) "timer.c":283:24 253 {*arm_movsi_insn}
     (nil))
(insn 55 54 56 6 (set (reg:SI 2 r2 [139])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])) "timer.c":283:20 253 {*arm_movsi_insn}
     (nil))
(insn 56 55 57 6 (set (reg:SI 3 r3 [138])
        (minus:SI (reg:SI 2 r2 [139])
            (reg:SI 3 r3 [orig:117 _5 ] [117]))) "timer.c":283:20 45 {*arm_subsi3_insn}
     (nil))
(insn 57 56 58 6 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])
        (reg:SI 3 r3 [138])) "timer.c":283:20 253 {*arm_movsi_insn}
     (nil))
(insn 58 57 59 6 (set (reg/f:SI 3 r3 [140])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":284:17 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 60 6 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 q+0 S4 A32])
        (reg/f:SI 3 r3 [140])) "timer.c":284:17 253 {*arm_movsi_insn}
     (nil))
(insn 60 59 61 6 (set (reg/f:SI 3 r3 [141])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":285:17 253 {*arm_movsi_insn}
     (nil))
(insn 61 60 62 6 (set (reg/f:SI 3 r3 [142])
        (mem/f:SI (reg/f:SI 3 r3 [141]) [5 p_11->next+0 S4 A32])) "timer.c":285:17 253 {*arm_movsi_insn}
     (nil))
(insn 62 61 63 6 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])
        (reg/f:SI 3 r3 [142])) "timer.c":285:17 253 {*arm_movsi_insn}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              4 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 63 62 64 7 54 (nil) [1 uses])
(note 64 63 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 66 64 67 7 (set (reg:SI 3 r3 [143])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":280:18 253 {*arm_movsi_insn}
     (nil))
(insn 67 66 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [143])
            (const_int 0 [0]))) "timer.c":280:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 127 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "timer.c":280:18 273 {arm_cond_branch}
     (nil)
 -> 65)
;;  succ:       5
;;              8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(note 127 68 128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 128 127 129 8 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
;;  succ:       10 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 129 128 131)
;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 131 129 130 9 60 (nil) [1 uses])
(note 130 131 132 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 132 130 69 9 (const_int 0 [0]) "timer.c":282:19 311 {nop}
     (nil))
;;  succ:       10 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [always]  (FALLTHRU)
;;              8 [always] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 69 132 70 10 56 (nil) [1 uses])
(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 10 (set (reg:SI 3 r3 [144])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":287:14 253 {*arm_movsi_insn}
     (nil))
(insn 72 71 73 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [144])
            (const_int 0 [0]))) "timer.c":287:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "timer.c":287:14 273 {arm_cond_branch}
     (nil)
 -> 81)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 74 73 75 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 11 (set (reg/f:SI 3 r3 [145])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":288:23 253 {*arm_movsi_insn}
     (nil))
(insn 76 75 77 11 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [145])
                (const_int 4 [0x4])) [2 p_11->time+0 S4 A32])) "timer.c":288:23 253 {*arm_movsi_insn}
     (nil))
(insn 77 76 78 11 (set (reg:SI 3 r3 [146])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])) "timer.c":288:23 253 {*arm_movsi_insn}
     (nil))
(insn 78 77 79 11 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (minus:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (reg:SI 3 r3 [146]))) "timer.c":288:23 45 {*arm_subsi3_insn}
     (nil))
(insn 79 78 80 11 (set (reg/f:SI 3 r3 [147])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":288:23 253 {*arm_movsi_insn}
     (nil))
(insn 80 79 81 11 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [147])
                (const_int 4 [0x4])) [2 p_11->time+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "timer.c":288:23 253 {*arm_movsi_insn}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10
;;              11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 81 80 82 12 58 (nil) [1 uses])
(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 12 (set (reg/f:SI 3 r3 [148])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":290:19 253 {*arm_movsi_insn}
     (nil))
(insn 84 83 85 12 (set (reg:SI 2 r2 [149])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [2 time+0 S4 A32])) "timer.c":290:19 253 {*arm_movsi_insn}
     (nil))
(insn 85 84 86 12 (set (mem:SI (plus:SI (reg/f:SI 3 r3 [148])
                (const_int 4 [0x4])) [2 t_19->time+0 S4 A32])
        (reg:SI 2 r2 [149])) "timer.c":290:19 253 {*arm_movsi_insn}
     (nil))
(insn 86 85 87 12 (set (reg/f:SI 3 r3 [150])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":291:16 253 {*arm_movsi_insn}
     (nil))
(insn 87 86 88 12 (set (reg/f:SI 3 r3 [orig:120 tq.30_8 ] [120])
        (mem/f/c:SI (reg/f:SI 3 r3 [150]) [5 tq+0 S4 A32])) "timer.c":291:16 253 {*arm_movsi_insn}
     (nil))
(insn 88 87 89 12 (set (reg:SI 2 r2 [151])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":291:14 253 {*arm_movsi_insn}
     (nil))
(insn 89 88 90 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [151])
            (reg/f:SI 3 r3 [orig:120 tq.30_8 ] [120]))) "timer.c":291:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 90 89 91 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "timer.c":291:14 273 {arm_cond_branch}
     (nil)
 -> 101)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 13 (set (reg/f:SI 3 r3 [152])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":292:23 253 {*arm_movsi_insn}
     (nil))
(insn 93 92 94 13 (set (reg/f:SI 2 r2 [orig:121 tq.31_9 ] [121])
        (mem/f/c:SI (reg/f:SI 3 r3 [152]) [5 tq+0 S4 A32])) "timer.c":292:23 253 {*arm_movsi_insn}
     (nil))
(insn 94 93 95 13 (set (reg/f:SI 3 r3 [153])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":292:23 253 {*arm_movsi_insn}
     (nil))
(insn 95 94 96 13 (set (mem/f:SI (reg/f:SI 3 r3 [153]) [5 t_19->next+0 S4 A32])
        (reg/f:SI 2 r2 [orig:121 tq.31_9 ] [121])) "timer.c":292:23 253 {*arm_movsi_insn}
     (nil))
(insn 96 95 97 13 (set (reg/f:SI 2 r2 [154])
        (symbol_ref:SI ("tq") [flags 0x2]  <var_decl 0x7f50606127e0 tq>)) "timer.c":293:18 253 {*arm_movsi_insn}
     (nil))
(insn 97 96 98 13 (set (reg/f:SI 3 r3 [155])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":293:18 253 {*arm_movsi_insn}
     (nil))
(insn 98 97 125 13 (set (mem/f/c:SI (reg/f:SI 2 r2 [154]) [5 tq+0 S4 A32])
        (reg/f:SI 3 r3 [155])) "timer.c":293:18 253 {*arm_movsi_insn}
     (nil))
(jump_insn 125 98 126 13 (set (pc)
        (label_ref 109)) 284 {*arm_jump}
     (nil)
 -> 109)
;;  succ:       15 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 126 125 101)
;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 101 126 102 14 59 (nil) [1 uses])
(note 102 101 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 14 (set (reg/f:SI 3 r3 [156])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":296:25 253 {*arm_movsi_insn}
     (nil))
(insn 104 103 105 14 (set (reg/f:SI 2 r2 [157])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [5 p+0 S4 A64])) "timer.c":296:25 253 {*arm_movsi_insn}
     (nil))
(insn 105 104 106 14 (set (mem/f:SI (reg/f:SI 3 r3 [156]) [5 t_19->next+0 S4 A32])
        (reg/f:SI 2 r2 [157])) "timer.c":296:25 253 {*arm_movsi_insn}
     (nil))
(insn 106 105 107 14 (set (reg/f:SI 3 r3 [158])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 q+0 S4 A32])) "timer.c":297:25 253 {*arm_movsi_insn}
     (nil))
(insn 107 106 108 14 (set (reg/f:SI 2 r2 [159])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 t+0 S4 A32])) "timer.c":297:25 253 {*arm_movsi_insn}
     (nil))
(insn 108 107 109 14 (set (mem/f:SI (reg/f:SI 3 r3 [158]) [5 q_12->next+0 S4 A32])
        (reg/f:SI 2 r2 [159])) "timer.c":297:25 253 {*arm_movsi_insn}
     (nil))
;;  succ:       15 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;;              3 [always] 
;;              13 [always] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 109 108 110 15 53 (nil) [2 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [2 ps+0 S4 A64])) "timer.c":302:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 112 111 113 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("int_on") [flags 0x41]  <function_decl 0x7f5060622700 int_on>) [0 int_on S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":302:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(call_insn 113 112 116 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printTQ") [flags 0x3]  <function_decl 0x7f506060af00 printTQ>) [0 printTQ S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "timer.c":304:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 116 113 117 15 (clobber (reg/i:SI 0 r0)) "timer.c":308:1 -1
     (nil))
(insn 117 116 120 15 (clobber (reg:SI 3 r3 [orig:122 <retval> ] [122])) "timer.c":308:1 -1
     (nil))
(insn 120 117 115 15 (const_int 0 [0]) "timer.c":308:1 311 {nop}
     (nil))
(insn 115 120 118 15 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:122 <retval> ] [122])) "timer.c":308:1 253 {*arm_movsi_insn}
     (nil))
(insn 118 115 139 15 (use (reg/i:SI 0 r0)) "timer.c":308:1 -1
     (nil))
(note 139 118 140 15 NOTE_INSN_EPILOGUE_BEG)
(insn 140 139 141 15 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "timer.c":308:1 -1
     (nil))
(insn/f 141 140 142 15 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "timer.c":308:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 142 141 143 15 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "timer.c":308:1 -1
     (nil))
(jump_insn 143 142 144 15 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
        ]) "timer.c":308:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 144 143 133)
(note 133 144 0 NOTE_INSN_DELETED)
