{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758855593125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758855593125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 09:59:53 2025 " "Processing started: Fri Sep 26 09:59:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758855593125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855593125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_gen_wave -c Top_gen_wave " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_gen_wave -c Top_gen_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855593125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758855593332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758855593333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_gen_wave " "Found entity 1: Top_gen_wave" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/seven_seg_anode_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/seven_seg_anode_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_anode_common " "Found entity 1: seven_seg_anode_common" {  } { { "../../02_rtl/TOP_MODULE/seven_seg_anode_common.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/seven_seg_anode_common.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_phase " "Found entity 1: CTR_step_phase" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_amp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_amp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_amp " "Found entity 1: CTR_step_amp" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_amp.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_amp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_sevenseg " "Found entity 1: CTR_sevenseg" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_wave " "Found entity 1: CTR_adjust_phase_wave" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_noise " "Found entity 1: CTR_adjust_phase_noise" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_wave " "Found entity 1: CTR_adjust_amp_wave" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_noise " "Found entity 1: CTR_adjust_amp_noise" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/BTN_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/BTN_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_detect_edge " "Found entity 1: BTN_detect_edge" {  } { { "../../02_rtl/TOP_MODULE/BTN_detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/BTN_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758855598649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en_noise Top_gen_wave.sv(115) " "Verilog HDL Implicit Net warning at Top_gen_wave.sv(115): created implicit net for \"w_en_noise\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_en_add_nose Top_gen_wave.sv(201) " "Verilog HDL Implicit Net warning at Top_gen_wave.sv(201): created implicit net for \"w_en_add_nose\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(43) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(43): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(44) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(44): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(45) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(45): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(46) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(46): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(47) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(47): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(48) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(48): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_gen_wave Top_gen_wave.sv(49) " "Verilog HDL Parameter Declaration warning at Top_gen_wave.sv(49): Parameter Declaration in module \"Top_gen_wave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598649 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CTR_step_phase CTR_step_phase.sv(24) " "Verilog HDL Parameter Declaration warning at CTR_step_phase.sv(24): Parameter Declaration in module \"CTR_step_phase\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CTR_sevenseg CTR_sevenseg.sv(14) " "Verilog HDL Parameter Declaration warning at CTR_sevenseg.sv(14): Parameter Declaration in module \"CTR_sevenseg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CTR_sevenseg CTR_sevenseg.sv(15) " "Verilog HDL Parameter Declaration warning at CTR_sevenseg.sv(15): Parameter Declaration in module \"CTR_sevenseg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1758855598650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_gen_wave " "Elaborating entity \"Top_gen_wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758855598683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_noise Top_gen_wave.sv(115) " "Verilog HDL or VHDL warning at Top_gen_wave.sv(115): object \"w_en_noise\" assigned a value but never read" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758855598684 "|Top_gen_wave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_add_nose Top_gen_wave.sv(201) " "Verilog HDL or VHDL warning at Top_gen_wave.sv(201): object \"w_en_add_nose\" assigned a value but never read" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758855598684 "|Top_gen_wave"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_en_add_noise Top_gen_wave.sv(200) " "Verilog HDL warning at Top_gen_wave.sv(200): object w_en_add_noise used but never assigned" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 200 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758855598685 "|Top_gen_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_en_add_noise 0 Top_gen_wave.sv(200) " "Net \"w_en_add_noise\" at Top_gen_wave.sv(200) has no driver or initial value, using a default initial value '0'" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 200 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758855598686 "|Top_gen_wave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ledr\[9..8\] Top_gen_wave.sv(29) " "Output port \"o_ledr\[9..8\]\" at Top_gen_wave.sv(29) has no driver" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758855598686 "|Top_gen_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_wave CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit " "Elaborating entity \"CTR_adjust_amp_wave\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_amp_wave_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598700 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_hex_2 CTR_adjust_amp_wave.sv(16) " "Output port \"o_hex_2\" at CTR_adjust_amp_wave.sv(16) has no driver" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758855598700 "|Top_gen_wave|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_detect_edge CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|BTN_detect_edge:BTN_DE_unit " "Elaborating entity \"BTN_detect_edge\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|BTN_detect_edge:BTN_DE_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "BTN_DE_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_amp CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|CTR_step_amp:CTR_step_amp_unit " "Elaborating entity \"CTR_step_amp\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|CTR_step_amp:CTR_step_amp_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" "CTR_step_amp_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_wave.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_wave CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit " "Elaborating entity \"CTR_adjust_phase_wave\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_phase_wave_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CTR_adjust_phase_wave.sv(62) " "Verilog HDL assignment warning at CTR_adjust_phase_wave.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598704 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_phase CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit " "Elaborating entity \"CTR_step_phase\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" "CTR_step_phase_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_wave.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(47) " "Verilog HDL assignment warning at CTR_step_phase.sv(47): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598705 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(49) " "Verilog HDL assignment warning at CTR_step_phase.sv(49): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598705 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(51) " "Verilog HDL assignment warning at CTR_step_phase.sv(51): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598705 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(53) " "Verilog HDL assignment warning at CTR_step_phase.sv(53): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598705 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CTR_step_phase.sv(54) " "Verilog HDL assignment warning at CTR_step_phase.sv(54): truncated value with size 32 to match size of target (7)" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598705 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_sevenseg CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT " "Elaborating entity \"CTR_sevenseg\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_step_phase.sv" "SEG_UNIT" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_step_phase.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_anode_common CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\|seven_seg_anode_common:HEX_1_unit " "Elaborating entity \"seven_seg_anode_common\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\|CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\|seven_seg_anode_common:HEX_1_unit\"" {  } { { "../../02_rtl/TOP_MODULE/CTR_sevenseg.sv" "HEX_1_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_sevenseg.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_noise CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit " "Elaborating entity \"CTR_adjust_amp_noise\" for hierarchy \"CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_amp_noise_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598708 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_hex_2 CTR_adjust_amp_noise.sv(16) " "Output port \"o_hex_2\" at CTR_adjust_amp_noise.sv(16) has no driver" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_amp_noise.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758855598708 "|Top_gen_wave|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_noise CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit " "Elaborating entity \"CTR_adjust_phase_noise\" for hierarchy \"CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "CTR_adjust_phase_noise_unit" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855598709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CTR_adjust_phase_noise.sv(62) " "Verilog HDL assignment warning at CTR_adjust_phase_noise.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/CTR_adjust_phase_noise.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758855598710 "|Top_gen_wave|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_en_nosie " "Net \"w_en_nosie\" is missing source, defaulting to GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "w_en_nosie" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758855598729 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758855598729 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_en_nosie " "Net \"w_en_nosie\" is missing source, defaulting to GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "w_en_nosie" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758855598729 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758855598729 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_en_nosie " "Net \"w_en_nosie\" is missing source, defaulting to GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "w_en_nosie" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758855598730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758855598730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758855599066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_add_noise GND " "Pin \"o_add_noise\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_add_noise"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_wave\[9\] GND " "Pin \"o_phase_step_wave\[9\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_wave[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lfsr_sin GND " "Pin \"o_lfsr_sin\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_lfsr_sin"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[0\] GND " "Pin \"o_phase_step_noise\[0\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[1\] GND " "Pin \"o_phase_step_noise\[1\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[2\] GND " "Pin \"o_phase_step_noise\[2\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[3\] GND " "Pin \"o_phase_step_noise\[3\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[4\] GND " "Pin \"o_phase_step_noise\[4\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[5\] GND " "Pin \"o_phase_step_noise\[5\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[6\] GND " "Pin \"o_phase_step_noise\[6\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[7\] GND " "Pin \"o_phase_step_noise\[7\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[8\] GND " "Pin \"o_phase_step_noise\[8\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_phase_step_noise\[9\] GND " "Pin \"o_phase_step_noise\[9\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_phase_step_noise[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_gain_noise\[0\] VCC " "Pin \"o_gain_noise\[0\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_gain_noise[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_gain_noise\[1\] GND " "Pin \"o_gain_noise\[1\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_gain_noise[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_gain_noise\[2\] GND " "Pin \"o_gain_noise\[2\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_gain_noise[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_gain_noise\[3\] GND " "Pin \"o_gain_noise\[3\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_gain_noise[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[0\] GND " "Pin \"o_ledr\[0\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[1\] GND " "Pin \"o_ledr\[1\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[8\] GND " "Pin \"o_ledr\[8\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[9\] GND " "Pin \"o_ledr\[9\]\" is stuck at GND" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_0\[0\] VCC " "Pin \"o_hex_0\[0\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_0\[1\] VCC " "Pin \"o_hex_0\[1\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_0\[2\] VCC " "Pin \"o_hex_0\[2\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_0\[3\] VCC " "Pin \"o_hex_0\[3\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_0\[6\] VCC " "Pin \"o_hex_0\[6\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_1\[0\] VCC " "Pin \"o_hex_1\[0\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_1\[2\] VCC " "Pin \"o_hex_1\[2\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_1\[3\] VCC " "Pin \"o_hex_1\[3\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_1\[4\] VCC " "Pin \"o_hex_1\[4\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_1\[5\] VCC " "Pin \"o_hex_1\[5\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_1\[6\] VCC " "Pin \"o_hex_1\[6\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_hex_3\[0\] VCC " "Pin \"o_hex_3\[0\]\" is stuck at VCC" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758855599082 "|Top_gen_wave|o_hex_3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758855599082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758855599141 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758855599284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758855599362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758855599362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk_top " "No output dependent on input pin \"i_clk_top\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758855599410 "|Top_gen_wave|i_clk_top"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[0\] " "No output dependent on input pin \"i_sw\[0\]\"" {  } { { "../../02_rtl/TOP_MODULE/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_on_FPGA/DEAR_DONG/LAB1/02_rtl/TOP_MODULE/Top_gen_wave.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758855599410 "|Top_gen_wave|i_sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758855599410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758855599410 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758855599410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758855599410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758855599410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758855599424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 09:59:59 2025 " "Processing ended: Fri Sep 26 09:59:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758855599424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758855599424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758855599424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758855599424 ""}
