<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/vexarraycs8_3/apbrom/APB4_Slave_0_MM</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/vexarraycs8_3/apbrom/APB4_Slave_0_MM</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">AddressMap abc_soc_top/vexa/vexarraycs8_3/apbrom/APB4_Slave_0_MM</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/vexarraycs8_3/apbrom/APB4_Slave_0_MM -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2AABC23DEB65CA0">ROMEntry0</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F56F655D2507DEF4">ROMEntry1</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FE9FDDF0AD5B584D">ROMEntry2</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9749013A877CC1B7">ROMEntry3</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4C55005D68E50CA">ROMEntry4</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95D32BFC06B2D7C4">ROMEntry5</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED3F42405B36ED41">ROMEntry6</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F18C9A914BF9B632">ROMEntry7</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75173859FCE38FE5">ROMEntry8</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1191B16413E72D41">ROMEntry9</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A590F960F7358F14">ROMEntry10</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9313ACDEB7BC0E35">ROMEntry11</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 11</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4058F804BC2BAC18">ROMEntry12</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 12</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E4DED4A4F25C03E">ROMEntry13</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 13</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FBCC8BB56D4ECC96">ROMEntry14</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 14</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_337FA69C139DEB01">ROMEntry15</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 15</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF77276B2C79C40B">ROMEntry16</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 16</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_915095799595B542">ROMEntry17</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 17</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1F1FAEC6E23300E">ROMEntry18</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 18</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4384CB32F4409049">ROMEntry19</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 19</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_106159799E2C430B">ROMEntry20</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 20</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D23A3EA308E53481">ROMEntry21</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 21</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CFE7F21D92ED22E">ROMEntry22</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 22</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC6691B453263FF4">ROMEntry23</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 23</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41C28D68F80DA504">ROMEntry24</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 24</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4E00EA8BBEF4DCD">ROMEntry25</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 25</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5131D3ACA47391DA">ROMEntry26</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 26</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDC83DA646358699">ROMEntry27</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 27</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E0419336E19D9AE">ROMEntry28</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 28</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12FA35E2CEDA4C2A">ROMEntry29</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 29</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F7DF0B13F3092B4F">ROMEntry30</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 30</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9773ED8BE4BFCA8">ROMEntry31</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 31</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86D8854F3483C14B">ROMEntry32</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 32</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33FFDF188A01D4AC">ROMEntry33</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 33</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1291D130CECCA63C">ROMEntry34</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 34</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5B02801D1A5BFFC">ROMEntry35</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 35</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8AC8D8D21FBEC2E0">ROMEntry36</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 36</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E83B2C45D283607">ROMEntry37</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 37</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D16B877D1B9BA447">ROMEntry38</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 38</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDAC63646230FED9">ROMEntry39</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 39</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B6BD8CA4B2DAE1B">ROMEntry40</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 40</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF795C6B40DC1E94">ROMEntry41</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 41</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F1A1688E611F712">ROMEntry42</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 42</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5189F9469B4AD048">ROMEntry43</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 43</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A7C858833C15E99">ROMEntry44</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 44</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67D86D5C4AC17EC8">ROMEntry45</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 45</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_85883C2DE03455BE">ROMEntry46</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 46</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_881C99793337752F">ROMEntry47</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 47</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7C3789FBA14AD02">ROMEntry48</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 48</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_768602AEA95E781D">ROMEntry49</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 49</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4F6968BC8C44016">ROMEntry50</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 50</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9FCB0C4E1C260538">ROMEntry51</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 51</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C820531993E73D21">ROMEntry52</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 52</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65EB61FD1CAD962E">ROMEntry53</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 53</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79305A4A14B62707">ROMEntry54</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 54</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC558F4888D6AACB">ROMEntry55</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 55</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EB046BDDFC8B0F3">ROMEntry56</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 56</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5557067E1ADC67D">ROMEntry57</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 57</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30DF4702F8F17310">ROMEntry58</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 58</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17A0243589394B8E">ROMEntry59</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 59</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4843F2EE0BE8BDB0">ROMEntry60</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 60</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61858B20452F3A13">ROMEntry61</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 61</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_885F8FBA4176975F">ROMEntry62</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 62</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB5FCB6C61B8F08D">ROMEntry63</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 63</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_683C7E6CA747BF17">ROMEntry64</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 64</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C124F04319B13555">ROMEntry65</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 65</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73CAE9B9D399F6A8">ROMEntry66</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 66</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F61504F3821B40D">ROMEntry67</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 67</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F1D2C6848514BC6">ROMEntry68</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 68</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8BC0A36263A56731">ROMEntry69</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 69</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F02A5D146DF60F65">ROMEntry70</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 70</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_274A68E7250FA624">ROMEntry71</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 71</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B3A3D09D2CEB422">ROMEntry72</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 72</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_640FB511C08628E0">ROMEntry73</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 73</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61D6C2E0A408EDBB">ROMEntry74</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 74</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_015F30F7ECFBA8E0">ROMEntry75</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 75</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_049A091078190C6B">ROMEntry76</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 76</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC44299DCE45E15F">ROMEntry77</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 77</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2CA9044BA74A526F">ROMEntry78</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 78</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD1436EAAAD9B365">ROMEntry79</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 79</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21F0D6F23CECB9EE">ROMEntry80</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 80</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2852D753DA6F67A0">ROMEntry81</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 81</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16DC5BED3BFA8F13">ROMEntry82</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 82</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11E42761A08EAC6D">ROMEntry83</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 83</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C23B33EDB077BEBB">ROMEntry84</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 84</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03A63076551A8657">ROMEntry85</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 85</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_587BD9400A3AD010">ROMEntry86</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 86</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDD45F3216743DA9">ROMEntry87</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 87</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F2123E58605205D">ROMEntry88</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 88</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7884EF23A648AEB3">ROMEntry89</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 89</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F918B67A6B2F978F">ROMEntry90</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 90</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_814A1C4A06026FC6">ROMEntry91</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 91</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C8DEAA73431118F">ROMEntry92</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 92</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11036461D8E18A2A">ROMEntry93</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 93</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94FF4BE5E14E9A1D">ROMEntry94</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 94</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EBA4EF98038139F">ROMEntry95</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 95</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3CFC0579582EB90">ROMEntry96</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 96</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_837DF13E7B2192ED">ROMEntry97</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 97</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F744BC67839FE25">ROMEntry98</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 98</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B849FA9742CCA41F">ROMEntry99</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 99</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFA1D97BA43A6BA4">ROMEntry100</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 100</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CC615094AB424CA">ROMEntry101</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 101</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67FE3C15F5F38CBD">ROMEntry102</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 102</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE31D36C5C4D3678">ROMEntry103</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 103</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68B963368824E370">ROMEntry104</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 104</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6372F17F47D44F7">ROMEntry105</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 105</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B2352C44E74A940">ROMEntry106</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 106</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F26AEB7F988CE40">ROMEntry107</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 107</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C629A14BCF63E434">ROMEntry108</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 108</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96EA0CA718ADA0A9">ROMEntry109</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 109</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB87103709B1DF87">ROMEntry110</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 110</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_956FAB3BB10BE24A">ROMEntry111</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 111</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D797D9FA703BD439">ROMEntry112</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 112</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18226CFDDD5D0CFB">ROMEntry113</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 113</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66B70F704DD2DBC8">ROMEntry114</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 114</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92B5420320EFB852">ROMEntry115</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 115</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17924DCD9E3E66E7">ROMEntry116</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 116</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E10D6607F0573CDB">ROMEntry117</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 117</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8FC7B5228127BDD8">ROMEntry118</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 118</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC947A781CF85651">ROMEntry119</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 119</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D72BAE21F6D536B7">ROMEntry120</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 120</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4FBF081E3ABB09E">ROMEntry121</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 121</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A09E10F71E69178">ROMEntry122</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 122</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2EF4343AB5BCA462">ROMEntry123</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 123</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03404D74B1EFAA8B">ROMEntry124</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 124</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D511319D2163435">ROMEntry125</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 125</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_850A362EC46DFFF4">ROMEntry126</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 126</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B466D15210B07D5F">ROMEntry127</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 127</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C95C16DEDF477FF">ROMEntry128</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 128</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_35F7C865F0CC461D">ROMEntry129</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 129</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_28CF1518BD58C049">ROMEntry130</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 130</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA94DD96428791A7">ROMEntry131</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 131</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4456EC4EBEAACB28">ROMEntry132</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 132</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8131DC06FCDDFF7">ROMEntry133</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 133</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_398762F95FE53A9E">ROMEntry134</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 134</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1247F7327FF8B615">ROMEntry135</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 135</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9AB6D7D1CAA175A1">ROMEntry136</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 136</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0E4DB64BA0B37DE">ROMEntry137</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 137</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FE68A5ECE20BE2A">ROMEntry138</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 138</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54152F40D5C38A22">ROMEntry139</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 139</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_028312CA4832726F">ROMEntry140</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 140</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38293A0071A8CEC6">ROMEntry141</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 141</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A77077852CFC05CC">ROMEntry142</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 142</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C7786BCC23B67AE">ROMEntry143</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 143</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D55879ED625C56D">ROMEntry144</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 144</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_582CAFF7AA49A0B7">ROMEntry145</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 145</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_296B5BE84BC0E302">ROMEntry146</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 146</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3AA5ED929E516D67">ROMEntry147</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 147</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60779854346ABBA1">ROMEntry148</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 148</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7542FF315F8F7859">ROMEntry149</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 149</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65EC124F338A58F2">ROMEntry150</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 150</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A23A536EB0D886A6">ROMEntry151</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 151</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2B4FD2190D5F7E19">ROMEntry152</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 152</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0FA8E448F92905D5">ROMEntry153</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 153</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5879179B3BCF682">ROMEntry154</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 154</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_549D94BBABAB14E4">ROMEntry155</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 155</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B735FADFBCFE67E">ROMEntry156</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 156</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_216079B005D55EB0">ROMEntry157</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 157</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75FDC0B5A34A15DD">ROMEntry158</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 158</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE925DBC1A6EB83D">ROMEntry159</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 159</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74491AE6467B0789">ROMEntry160</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 160</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07E90D369F4DBE10">ROMEntry161</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 161</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33C1D2E470A671E3">ROMEntry162</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 162</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A4C2B7FE5BBD463">ROMEntry163</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 163</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D7D9C3028856580">ROMEntry164</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 164</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A824F90FAD3DD9B">ROMEntry165</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 165</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E73273EA166BC2A8">ROMEntry166</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 166</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1BD1C4DA448A64B7">ROMEntry167</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 167</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE878C5DAE92AC78">ROMEntry168</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 168</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D116ACC5C61AFA2">ROMEntry169</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 169</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F30D7166173CB549">ROMEntry170</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 170</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A01FC9FC746913F4">ROMEntry171</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 171</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C66F1997EB7767A6">ROMEntry172</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 172</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D990E848F190507">ROMEntry173</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 173</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5700EB8E376E86E7">ROMEntry174</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 174</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42A5F05EE3EBC71D">ROMEntry175</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 175</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23081356C03214AD">ROMEntry176</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 176</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5029F7E6E5AEA44">ROMEntry177</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 177</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCB7CFC3206EF8CC">ROMEntry178</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 178</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B26F87C3B3B961B">ROMEntry179</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 179</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41E53CDDF9991E36">ROMEntry180</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 180</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC02428AA6F378AE">ROMEntry181</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 181</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC1806FF8AA43CCE">ROMEntry182</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 182</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E2E3303D0AF2BFE">ROMEntry183</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 183</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_725FF5E400DBC44B">ROMEntry184</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 184</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F189BA43FE83C022">ROMEntry185</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 185</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_028BF91CE86F025E">ROMEntry186</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 186</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB762B671CE02E9C">ROMEntry187</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 187</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46B21B84F5D42540">ROMEntry188</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 188</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_28293288A6140945">ROMEntry189</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 189</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA1F994742D9CC95">ROMEntry190</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 190</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E18CE98274D6D0D">ROMEntry191</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 191</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E6C0B8773ECBA1C8">ROMEntry192</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 192</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_04DABFC74C9BE92E">ROMEntry193</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 193</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34612A6AD07456EC">ROMEntry194</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 194</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91E724E779B47711">ROMEntry195</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 195</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D08C9FBE300735B9">ROMEntry196</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 196</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26123C4518247019">ROMEntry197</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 197</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_025D304594937E14">ROMEntry198</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 198</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6542B18FA5080DA">ROMEntry199</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 199</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3B4D23F80A90C3F">ROMEntry200</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 200</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58668F6FBB02F5E5">ROMEntry201</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 201</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F7A09C8BB7DE048">ROMEntry202</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 202</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_198F717F83995B83">ROMEntry203</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 203</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DE9F9951E724035">ROMEntry204</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 204</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9EB1923B93FB4A58">ROMEntry205</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 205</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C54D6031B673373B">ROMEntry206</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 206</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17E478DDB8718F15">ROMEntry207</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 207</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B38AF4FB86451A5F">ROMEntry208</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 208</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5288AA55AFC61988">ROMEntry209</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 209</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D46D3E16516AE61">ROMEntry210</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 210</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EAFDBE7B43F4A7B">ROMEntry211</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 211</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95018C1FBB3F75CF">ROMEntry212</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 212</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45A211E739AEB8A1">ROMEntry213</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 213</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC573159ADBBF817">ROMEntry214</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 214</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E36C30FAA5ACE0A0">ROMEntry215</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 215</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26AED1CDCB4ECDFB">ROMEntry216</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 216</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5C9015BE2DF4CE7">ROMEntry217</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 217</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_945FEE4CF8AC2578">ROMEntry218</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 218</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01C1BC27E87236DD">ROMEntry219</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 219</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57E44121D1AC6E86">ROMEntry220</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 220</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B55C4CFA8117272B">ROMEntry221</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 221</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2214569C72DDF9DF">ROMEntry222</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 222</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000037c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7DA477BB5E2988AC">ROMEntry223</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 223</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05803E18410AD263">ROMEntry224</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 224</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3E192F5EFF63562">ROMEntry225</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 225</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E6EB52485E6FD976">ROMEntry226</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 226</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000038c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9576D4614E7B7097">ROMEntry227</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 227</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7953FF5B8636A883">ROMEntry228</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 228</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_691B6BCCEC47082E">ROMEntry229</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 229</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8ED3283D43C88365">ROMEntry230</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 230</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62B627AF025F6E4A">ROMEntry231</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 231</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFDB2EA3D57F2174">ROMEntry232</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 232</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C8EBB3CCEF6020F">ROMEntry233</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 233</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF1FB1618F131DFE">ROMEntry234</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 234</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1B794BF03DF9E1D">ROMEntry235</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 235</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E027CD7918E849A7">ROMEntry236</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 236</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21E7244C7D9AEBBA">ROMEntry237</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 237</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43AECD26A3493BCF">ROMEntry238</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 238</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A25EC245007A685B">ROMEntry239</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 239</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2466A65E7D1110DC">ROMEntry240</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 240</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C0912A36626A21C">ROMEntry241</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 241</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF26D00DB7863638">ROMEntry242</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 242</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B58775D6A015B268">ROMEntry243</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 243</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E715869F2CA9E03C">ROMEntry244</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 244</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C13588CF3BDD46D">ROMEntry245</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 245</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A16E22A5E8A57D86">ROMEntry246</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 246</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EBC7FA4D5C5BA54">ROMEntry247</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 247</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4ADCCEF6BE1D789D">ROMEntry248</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 248</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12F89A5D3F18B000">ROMEntry249</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 249</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F6348F7A0150B752">ROMEntry250</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 250</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAD9A9E99BC9C590">ROMEntry251</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 251</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A2884A3F51836BE">ROMEntry252</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 252</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF46D09C169BA470">ROMEntry253</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 253</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF9E0F09749C6A3C">ROMEntry254</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 254</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E9CF43C130937698">ROMEntry255</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 255</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D93ED8F300C0111E">ROMEntry256</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 256</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB7A4E2115CEB62C">ROMEntry257</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 257</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4AB24F45F8FD2FE5">ROMEntry258</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 258</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27266845C255D0DB">ROMEntry259</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 259</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A5BC7F22D444CEF">ROMEntry260</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 260</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A92871F29A72E6DD">ROMEntry261</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 261</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_885C31B59C15D268">ROMEntry262</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 262</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000041c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4AFECE93B8E030F">ROMEntry263</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 263</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87107CA80B732091">ROMEntry264</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 264</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A1F16D41C00CB4A">ROMEntry265</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 265</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E3D807F6E7F1907">ROMEntry266</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 266</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ADD66F7578674C3F">ROMEntry267</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 267</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_530D3399EA139F36">ROMEntry268</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 268</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CD4CE9849C98064">ROMEntry269</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 269</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D190425A30045E0">ROMEntry270</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 270</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2AACF89C21496914">ROMEntry271</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 271</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000440</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81387F3EB9B8B78E">ROMEntry272</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 272</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000444</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_560266BD816919B0">ROMEntry273</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 273</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C948A3B9820313CE">ROMEntry274</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 274</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75B2A26D1FFD9C84">ROMEntry275</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 275</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B35E9C7C56F5248">ROMEntry276</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 276</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000454</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E8464BAD042A629">ROMEntry277</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 277</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000458</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8882FCCA26803F72">ROMEntry278</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 278</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000045c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB522E42541DC684">ROMEntry279</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 279</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000460</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93C2A4E85F0774A5">ROMEntry280</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 280</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000464</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D06D2B606CA952A6">ROMEntry281</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 281</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000468</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFB1E4201ADCDD19">ROMEntry282</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 282</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000046c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_088373477FF923EA">ROMEntry283</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 283</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000470</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9227243F6C35E8A6">ROMEntry284</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 284</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000474</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B5D2992297DCAB59">ROMEntry285</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 285</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000478</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_758CE6D665C86963">ROMEntry286</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 286</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000047c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_392183A6E097B19A">ROMEntry287</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 287</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000480</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2D8B3D0DC37FF32">ROMEntry288</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 288</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000484</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EBDC96DDF6C7586">ROMEntry289</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 289</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000488</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4772695EAAE1535">ROMEntry290</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 290</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000048c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_390E65A017BEC6DC">ROMEntry291</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 291</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000490</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC3FB9BEC9CD4640">ROMEntry292</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 292</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000494</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B24A68D6F9D30887">ROMEntry293</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 293</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000498</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4ADB5F8951B1B576">ROMEntry294</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 294</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000049c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A576BB4D8A305A0">ROMEntry295</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 295</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA737C8BE3E59FC2">ROMEntry296</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 296</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26305597E01CB607">ROMEntry297</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 297</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C11AE63AD4B1B5E7">ROMEntry298</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 298</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C139D4437961BF1">ROMEntry299</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 299</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46637F9D9C6025F1">ROMEntry300</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 300</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB721E1F9E482304">ROMEntry301</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 301</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23BFDF257D0A0419">ROMEntry302</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 302</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F947F3D317F8BE4">ROMEntry303</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 303</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2A40E76AE5F9CC2">ROMEntry304</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 304</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE172B380D040A83">ROMEntry305</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 305</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95C0B46C35C104E8">ROMEntry306</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 306</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE06C9E292ED0EE2">ROMEntry307</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 307</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_865415F809409D28">ROMEntry308</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 308</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A6924DF468F687CE">ROMEntry309</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 309</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B680BE68965BE6B">ROMEntry310</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 310</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC1DD3097A2996FA">ROMEntry311</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 311</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_332D1CA9851AB230">ROMEntry312</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 312</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C2F8CD207D24C69">ROMEntry313</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 313</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10D7863228C59A47">ROMEntry314</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 314</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F5376DC8EB1FDC2A">ROMEntry315</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 315</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8664A75094C46877">ROMEntry316</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 316</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3BCE122426422307">ROMEntry317</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 317</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B38C0D83257670FE">ROMEntry318</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 318</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20E0E84178BCA366">ROMEntry319</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 319</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18942D976D95C731">ROMEntry320</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 320</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5727C4F9BDC6577D">ROMEntry321</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 321</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D9A8F3F02D8CC8C">ROMEntry322</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 322</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0181E43253338E28">ROMEntry323</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 323</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FABC513AD22D1216">ROMEntry324</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 324</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1F1FCBF6108B43B">ROMEntry325</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 325</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F47626D0180A2202">ROMEntry326</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 326</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D27A22834977B510">ROMEntry327</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 327</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A576607A4EE2BEC">ROMEntry328</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 328</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A468B7C1818426F">ROMEntry329</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 329</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83610E013401967E">ROMEntry330</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 330</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4198A6A8CDE83E6C">ROMEntry331</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 331</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E0DC218D1B1A751D">ROMEntry332</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 332</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_950CB2331AE1CE6D">ROMEntry333</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 333</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE47508B7EB86219">ROMEntry334</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 334</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000053c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B258C2FA287D61EE">ROMEntry335</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 335</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000540</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC687F4D3A7F10E7">ROMEntry336</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 336</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000544</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A97CCCD5EADDEE79">ROMEntry337</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 337</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000548</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F352B674656D4ABD">ROMEntry338</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 338</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000054c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A376C4B43905CB62">ROMEntry339</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 339</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000550</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33CD81D03207EDF4">ROMEntry340</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 340</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000554</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81DA101F6ADE744E">ROMEntry341</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 341</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000558</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02A4F773AFF1BCD9">ROMEntry342</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 342</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000055c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3335491533AE3E0F">ROMEntry343</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 343</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000560</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDB416EBB39AAE4A">ROMEntry344</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 344</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000564</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_569260A5AD6FA3A7">ROMEntry345</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 345</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000568</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66A8AE1D18589182">ROMEntry346</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 346</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000056c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A269947EBF4286FB">ROMEntry347</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 347</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000570</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFDB47B4BEAB6802">ROMEntry348</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 348</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000574</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45B397F291405CC1">ROMEntry349</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 349</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000578</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DE5B7CD1DB65EBB">ROMEntry350</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 350</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000057c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7F49EB5AD08A2EA">ROMEntry351</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 351</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000580</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE148EEE42A9EC6A">ROMEntry352</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 352</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000584</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D3B2524C275AE03">ROMEntry353</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 353</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000588</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D553B47B7AF85596">ROMEntry354</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 354</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000058c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA075B744B610336">ROMEntry355</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 355</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000590</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_32E233C730C0FAE1">ROMEntry356</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 356</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000594</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E4BDDDFC6A75D55">ROMEntry357</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 357</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000598</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64016A7CA7895ECF">ROMEntry358</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 358</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000059c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B702C0ECC9CFD1E4">ROMEntry359</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 359</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45050B60514036F0">ROMEntry360</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 360</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC093A3AA82B168D">ROMEntry361</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 361</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_659B9077736D4231">ROMEntry362</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 362</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_016A739F3857BAF4">ROMEntry363</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 363</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9FFE9A30746F149">ROMEntry364</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 364</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B422013583B36A17">ROMEntry365</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 365</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45C44703044D2910">ROMEntry366</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 366</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB1A906A0C5866E3">ROMEntry367</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 367</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D545D7089AA9778">ROMEntry368</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 368</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_183EF2AA1A5EBDCF">ROMEntry369</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 369</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8D44186D873E9E5">ROMEntry370</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 370</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00C0C57615AFEF46">ROMEntry371</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 371</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0ADDA15E37C96813">ROMEntry372</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 372</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18962A3E347119A6">ROMEntry373</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 373</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D07F3F587070977">ROMEntry374</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 374</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF5C660B7780F999">ROMEntry375</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 375</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2A49422E528B133">ROMEntry376</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 376</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C185C8A1E24BD927">ROMEntry377</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 377</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88419667F8ED2BF3">ROMEntry378</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 378</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82C7FE17DFD386DB">ROMEntry379</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 379</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A5F3D3507297A94">ROMEntry380</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 380</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C71489D4713CEC7F">ROMEntry381</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 381</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5BEC512C993ED5D7">ROMEntry382</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 382</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_72266C0146700F3A">ROMEntry383</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 383</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1545C49ACB23A791">ROMEntry384</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 384</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000604</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93DFFB62A4D989FC">ROMEntry385</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 385</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000608</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2098C3F8AB291BE9">ROMEntry386</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 386</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D4C08036FDD86542">ROMEntry387</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 387</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000610</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57828667C5C64376">ROMEntry388</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 388</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000614</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AF67F29DBC72D3F">ROMEntry389</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 389</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000618</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_356A92FB0C38C392">ROMEntry390</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 390</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000061c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_480D422585E522C2">ROMEntry391</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 391</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000620</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B46F08F9C4F6458">ROMEntry392</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 392</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000624</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BCFBD14DD1087020">ROMEntry393</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 393</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000628</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F18522B117CEDC9D">ROMEntry394</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 394</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_298760AD78026A8D">ROMEntry395</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 395</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000630</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_954CFAF0CFADE85D">ROMEntry396</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 396</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000634</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EB9BF8E193A7559">ROMEntry397</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 397</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000638</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78BEA367AD6860A4">ROMEntry398</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 398</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000063c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48FD8350C9C440F9">ROMEntry399</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 399</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000640</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_428C35CAA1D30605">ROMEntry400</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 400</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000644</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF19343B86960857">ROMEntry401</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 401</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000648</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_049395460BC634C0">ROMEntry402</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 402</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000064c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E89FE88868FE12AB">ROMEntry403</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 403</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000650</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6FD756A09F6E0D52">ROMEntry404</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 404</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000654</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A325CF9CC3699EF">ROMEntry405</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 405</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000658</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC399E611DC53F96">ROMEntry406</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 406</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000065c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_338BC6A882A06E6E">ROMEntry407</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 407</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B55EF95850610878">ROMEntry408</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 408</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8EC45000C3E3031">ROMEntry409</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 409</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000668</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8483F1A4A8D77E5B">ROMEntry410</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 410</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000066c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86F1326E48F10E91">ROMEntry411</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 411</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000670</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A76FB414268F4290">ROMEntry412</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 412</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000674</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5A44AD4532D2764">ROMEntry413</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 413</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000678</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91A7797E6360CA80">ROMEntry414</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 414</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000067c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C174A24B6A368A3">ROMEntry415</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 415</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65DB2F23C4E3795F">ROMEntry416</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 416</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19B2976F159A0171">ROMEntry417</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 417</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000688</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C91B186D2555079A">ROMEntry418</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 418</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000068c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_541231B6BFE82DE6">ROMEntry419</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 419</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000690</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2C99270828DC958">ROMEntry420</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 420</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000694</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8BB60EDD312D14E">ROMEntry421</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 421</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000698</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3BCCD00146F2F122">ROMEntry422</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 422</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000069c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFA1B0C756265E3F">ROMEntry423</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 423</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59BF08EE8ED62902">ROMEntry424</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 424</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F879062C07E2BC36">ROMEntry425</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 425</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8AC46F0C43C859A1">ROMEntry426</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 426</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_39F62323CF2F1424">ROMEntry427</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 427</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5031C5D426FBEAA">ROMEntry428</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 428</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C15174A30FE0C76F">ROMEntry429</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 429</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C071CCE68E0707F8">ROMEntry430</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 430</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D65FCC1D6752D313">ROMEntry431</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 431</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A3926653E7F0DEE">ROMEntry432</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 432</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8D06DDBEE98EF28">ROMEntry433</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 433</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5CCEEA45469295C7">ROMEntry434</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 434</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A63E60276A9E379D">ROMEntry435</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 435</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1EBEB6543E8165A">ROMEntry436</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 436</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5D2705134C27BD6">ROMEntry437</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 437</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01BD4539BB1DC97C">ROMEntry438</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 438</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF04F73B423529AC">ROMEntry439</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 439</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CAFD28E4751C18B9">ROMEntry440</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 440</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F4F0348ABAB0DD9">ROMEntry441</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 441</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_983F09CDAE3CF33D">ROMEntry442</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 442</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5265901563B8F4C">ROMEntry443</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 443</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D37653861D09C49">ROMEntry444</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 444</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D50B99D8D298FBDF">ROMEntry445</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 445</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BAAB61868FD7858">ROMEntry446</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 446</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7EE81EA7E9D060A">ROMEntry447</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 447</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000700</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB1292E7EB3D8B7A">ROMEntry448</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 448</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000704</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB1CC0503119466D">ROMEntry449</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 449</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000708</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE1D8759B29D55B6">ROMEntry450</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 450</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000070c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B5BA889B471709AA">ROMEntry451</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 451</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000710</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED4532A21ECABC2C">ROMEntry452</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 452</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000714</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06E2DFAA665846EF">ROMEntry453</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 453</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000718</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93CD7DB31913F8E3">ROMEntry454</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 454</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000071c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D63FCFB659C7FD67">ROMEntry455</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 455</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000720</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A274BB328F9AA158">ROMEntry456</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 456</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000724</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5106C7D19A42381">ROMEntry457</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 457</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000728</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4FBD324E4B4EDC32">ROMEntry458</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 458</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000072c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86BA56F833138BAB">ROMEntry459</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 459</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000730</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1E94D3498B452A79">ROMEntry460</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 460</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000734</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A778F8892FF0B548">ROMEntry461</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 461</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000738</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FDC91DFC6C35E0D">ROMEntry462</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 462</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000073c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6A026F09722DF74">ROMEntry463</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 463</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000740</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E89FF9A155F703C2">ROMEntry464</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 464</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000744</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DDA9AA6B9598D64">ROMEntry465</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 465</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000748</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6D125DFFA61A354">ROMEntry466</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 466</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000074c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90B7A0621FE77A90">ROMEntry467</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 467</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000750</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0FB00E224881C89">ROMEntry468</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 468</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000754</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBD6869E0B3D985F">ROMEntry469</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 469</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000758</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACB0DEFF10A74918">ROMEntry470</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 470</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000075c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA432CE641BD6208">ROMEntry471</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 471</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000760</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23419F7DF8BAA923">ROMEntry472</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 472</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000764</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F67BF2D36C213034">ROMEntry473</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 473</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000768</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6A2C2CA98462CD8">ROMEntry474</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 474</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000076c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15734A4E7A30696C">ROMEntry475</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 475</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000770</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_630E5952744F61C1">ROMEntry476</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 476</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000774</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAEE5282FA903822">ROMEntry477</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 477</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000778</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82D60CE0FF93A943">ROMEntry478</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 478</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000077c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_520A0AF49A3F85C2">ROMEntry479</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 479</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000780</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5E85AB6187BAA5D">ROMEntry480</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 480</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000784</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B57B40F387CC2451">ROMEntry481</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 481</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000788</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CF75C30071DC9A5">ROMEntry482</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 482</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000078c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C107036447F35ACF">ROMEntry483</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 483</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000790</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_343E7F231B6CB883">ROMEntry484</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 484</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000794</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_641322EAB11334B8">ROMEntry485</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 485</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000798</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5BB581FBBB7BA87F">ROMEntry486</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 486</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000079c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_972567F5D8EDF93B">ROMEntry487</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 487</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8123D7422E033E97">ROMEntry488</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 488</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECEDBEBD9B94524D">ROMEntry489</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 489</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44DDE9F0D2000B90">ROMEntry490</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 490</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DA3669F4A56F51D">ROMEntry491</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 491</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EC684DC26955A45">ROMEntry492</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 492</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_692C44F05C7310B3">ROMEntry493</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 493</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_720B531B97E6730E">ROMEntry494</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 494</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DFB120620BF57E9">ROMEntry495</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 495</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E30DD8EB0DD2D81">ROMEntry496</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 496</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC9F2955B6839AC8">ROMEntry497</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 497</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_796B0D7541EFA836">ROMEntry498</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 498</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8F277D21C757BBF5">ROMEntry499</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 499</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F658721A87ACFF2D">ROMEntry500</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 500</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_951C626DEAFB523C">ROMEntry501</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 501</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_641EC18F87E3D3EF">ROMEntry502</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 502</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB5EE435090F1FAF">ROMEntry503</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 503</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03559B9436AAF3CE">ROMEntry504</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 504</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7327128264B40331">ROMEntry505</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 505</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05B615C89CFBD846">ROMEntry506</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 506</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2CC199C2145CFE5">ROMEntry507</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 507</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1F169394D2E7894">ROMEntry508</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 508</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_698369866904A6FA">ROMEntry509</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 509</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13D755513B5ABEFA">ROMEntry510</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 510</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F48C109D4CFB823">ROMEntry511</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 511</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000800</td>
        <td class="unboxed addr">0x00000fb7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fb8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CF3DE610DD73607">AUTHSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Authentication Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fbc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5117BDA75A6C7191">DEVARCH</a>  </b></td>
        <td class="unboxed sdescmap">Device Architecture Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fc0</td>
        <td class="unboxed addr">0x00000fc7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fc8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8ACB06815C7A0650">DEVID</a>  </b></td>
        <td class="unboxed sdescmap">Device Configuration Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fcc</td>
        <td class="unboxed addr">0x00000fcf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_041E68B7B9E0AA2C">PIDR4</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E639C255A2B34742">PIDR5</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A8941A18FB4925D">PIDR6</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BC2AE3893DF2230">PIDR7</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76B6A0F530B23BA0">PIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E55246EAF9C5A906">PIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05AD082537B0F154">PIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_260E73173AC2F854">PIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46359048DF7D3F46">CIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_998B21B06B734D8B">CIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5131BFC2543B26E">CIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D128F98D6411BE18">CIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 3</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/vexarraycs8_3/apbrom/APB4_Slave_0_MM</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_D2AABC23DEB65CA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) ROMEntry0</span><br/>
      <span class="sdescdet">ROM Entries register 0</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80000</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F56F655D2507DEF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) ROMEntry1</span><br/>
      <span class="sdescdet">ROM Entries register 1</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80004</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00020;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FE9FDDF0AD5B584D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) ROMEntry2</span><br/>
      <span class="sdescdet">ROM Entries register 2</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80008</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00040;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9749013A877CC1B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) ROMEntry3</span><br/>
      <span class="sdescdet">ROM Entries register 3</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8000c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00050003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4C55005D68E50CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) ROMEntry4</span><br/>
      <span class="sdescdet">ROM Entries register 4</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80010</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95D32BFC06B2D7C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) ROMEntry5</span><br/>
      <span class="sdescdet">ROM Entries register 5</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80014</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED3F42405B36ED41" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) ROMEntry6</span><br/>
      <span class="sdescdet">ROM Entries register 6</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80018</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F18C9A914BF9B632" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) ROMEntry7</span><br/>
      <span class="sdescdet">ROM Entries register 7</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8001c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75173859FCE38FE5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) ROMEntry8</span><br/>
      <span class="sdescdet">ROM Entries register 8</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80020</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1191B16413E72D41" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) ROMEntry9</span><br/>
      <span class="sdescdet">ROM Entries register 9</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80024</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A590F960F7358F14" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) ROMEntry10</span><br/>
      <span class="sdescdet">ROM Entries register 10</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80028</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9313ACDEB7BC0E35" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) ROMEntry11</span><br/>
      <span class="sdescdet">ROM Entries register 11</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8002c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4058F804BC2BAC18" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) ROMEntry12</span><br/>
      <span class="sdescdet">ROM Entries register 12</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80030</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E4DED4A4F25C03E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) ROMEntry13</span><br/>
      <span class="sdescdet">ROM Entries register 13</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80034</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FBCC8BB56D4ECC96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) ROMEntry14</span><br/>
      <span class="sdescdet">ROM Entries register 14</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80038</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_337FA69C139DEB01" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) ROMEntry15</span><br/>
      <span class="sdescdet">ROM Entries register 15</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8003c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF77276B2C79C40B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) ROMEntry16</span><br/>
      <span class="sdescdet">ROM Entries register 16</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80040</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_915095799595B542" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) ROMEntry17</span><br/>
      <span class="sdescdet">ROM Entries register 17</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80044</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1F1FAEC6E23300E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) ROMEntry18</span><br/>
      <span class="sdescdet">ROM Entries register 18</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80048</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4384CB32F4409049" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) ROMEntry19</span><br/>
      <span class="sdescdet">ROM Entries register 19</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8004c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_106159799E2C430B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) ROMEntry20</span><br/>
      <span class="sdescdet">ROM Entries register 20</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80050</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D23A3EA308E53481" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) ROMEntry21</span><br/>
      <span class="sdescdet">ROM Entries register 21</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80054</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CFE7F21D92ED22E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) ROMEntry22</span><br/>
      <span class="sdescdet">ROM Entries register 22</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80058</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC6691B453263FF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) ROMEntry23</span><br/>
      <span class="sdescdet">ROM Entries register 23</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8005c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41C28D68F80DA504" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) ROMEntry24</span><br/>
      <span class="sdescdet">ROM Entries register 24</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80060</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4E00EA8BBEF4DCD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) ROMEntry25</span><br/>
      <span class="sdescdet">ROM Entries register 25</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80064</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5131D3ACA47391DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) ROMEntry26</span><br/>
      <span class="sdescdet">ROM Entries register 26</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80068</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDC83DA646358699" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) ROMEntry27</span><br/>
      <span class="sdescdet">ROM Entries register 27</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8006c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E0419336E19D9AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) ROMEntry28</span><br/>
      <span class="sdescdet">ROM Entries register 28</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80070</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12FA35E2CEDA4C2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) ROMEntry29</span><br/>
      <span class="sdescdet">ROM Entries register 29</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80074</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F7DF0B13F3092B4F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) ROMEntry30</span><br/>
      <span class="sdescdet">ROM Entries register 30</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80078</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9773ED8BE4BFCA8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) ROMEntry31</span><br/>
      <span class="sdescdet">ROM Entries register 31</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8007c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86D8854F3483C14B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) ROMEntry32</span><br/>
      <span class="sdescdet">ROM Entries register 32</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80080</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33FFDF188A01D4AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) ROMEntry33</span><br/>
      <span class="sdescdet">ROM Entries register 33</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80084</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1291D130CECCA63C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) ROMEntry34</span><br/>
      <span class="sdescdet">ROM Entries register 34</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80088</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5B02801D1A5BFFC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) ROMEntry35</span><br/>
      <span class="sdescdet">ROM Entries register 35</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8008c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8AC8D8D21FBEC2E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) ROMEntry36</span><br/>
      <span class="sdescdet">ROM Entries register 36</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80090</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E83B2C45D283607" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) ROMEntry37</span><br/>
      <span class="sdescdet">ROM Entries register 37</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80094</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D16B877D1B9BA447" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) ROMEntry38</span><br/>
      <span class="sdescdet">ROM Entries register 38</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80098</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDAC63646230FED9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) ROMEntry39</span><br/>
      <span class="sdescdet">ROM Entries register 39</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8009c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B6BD8CA4B2DAE1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) ROMEntry40</span><br/>
      <span class="sdescdet">ROM Entries register 40</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF795C6B40DC1E94" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) ROMEntry41</span><br/>
      <span class="sdescdet">ROM Entries register 41</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F1A1688E611F712" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) ROMEntry42</span><br/>
      <span class="sdescdet">ROM Entries register 42</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5189F9469B4AD048" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) ROMEntry43</span><br/>
      <span class="sdescdet">ROM Entries register 43</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A7C858833C15E99" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) ROMEntry44</span><br/>
      <span class="sdescdet">ROM Entries register 44</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67D86D5C4AC17EC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) ROMEntry45</span><br/>
      <span class="sdescdet">ROM Entries register 45</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_85883C2DE03455BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) ROMEntry46</span><br/>
      <span class="sdescdet">ROM Entries register 46</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_881C99793337752F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) ROMEntry47</span><br/>
      <span class="sdescdet">ROM Entries register 47</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7C3789FBA14AD02" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) ROMEntry48</span><br/>
      <span class="sdescdet">ROM Entries register 48</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_768602AEA95E781D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) ROMEntry49</span><br/>
      <span class="sdescdet">ROM Entries register 49</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4F6968BC8C44016" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) ROMEntry50</span><br/>
      <span class="sdescdet">ROM Entries register 50</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9FCB0C4E1C260538" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) ROMEntry51</span><br/>
      <span class="sdescdet">ROM Entries register 51</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C820531993E73D21" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) ROMEntry52</span><br/>
      <span class="sdescdet">ROM Entries register 52</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65EB61FD1CAD962E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) ROMEntry53</span><br/>
      <span class="sdescdet">ROM Entries register 53</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79305A4A14B62707" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) ROMEntry54</span><br/>
      <span class="sdescdet">ROM Entries register 54</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC558F4888D6AACB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) ROMEntry55</span><br/>
      <span class="sdescdet">ROM Entries register 55</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EB046BDDFC8B0F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) ROMEntry56</span><br/>
      <span class="sdescdet">ROM Entries register 56</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5557067E1ADC67D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) ROMEntry57</span><br/>
      <span class="sdescdet">ROM Entries register 57</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30DF4702F8F17310" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) ROMEntry58</span><br/>
      <span class="sdescdet">ROM Entries register 58</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17A0243589394B8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) ROMEntry59</span><br/>
      <span class="sdescdet">ROM Entries register 59</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4843F2EE0BE8BDB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) ROMEntry60</span><br/>
      <span class="sdescdet">ROM Entries register 60</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61858B20452F3A13" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) ROMEntry61</span><br/>
      <span class="sdescdet">ROM Entries register 61</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_885F8FBA4176975F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) ROMEntry62</span><br/>
      <span class="sdescdet">ROM Entries register 62</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB5FCB6C61B8F08D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) ROMEntry63</span><br/>
      <span class="sdescdet">ROM Entries register 63</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab800fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_683C7E6CA747BF17" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) ROMEntry64</span><br/>
      <span class="sdescdet">ROM Entries register 64</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80100</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C124F04319B13555" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) ROMEntry65</span><br/>
      <span class="sdescdet">ROM Entries register 65</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80104</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73CAE9B9D399F6A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) ROMEntry66</span><br/>
      <span class="sdescdet">ROM Entries register 66</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80108</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F61504F3821B40D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) ROMEntry67</span><br/>
      <span class="sdescdet">ROM Entries register 67</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8010c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F1D2C6848514BC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) ROMEntry68</span><br/>
      <span class="sdescdet">ROM Entries register 68</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80110</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8BC0A36263A56731" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) ROMEntry69</span><br/>
      <span class="sdescdet">ROM Entries register 69</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80114</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F02A5D146DF60F65" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) ROMEntry70</span><br/>
      <span class="sdescdet">ROM Entries register 70</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80118</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_274A68E7250FA624" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) ROMEntry71</span><br/>
      <span class="sdescdet">ROM Entries register 71</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8011c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B3A3D09D2CEB422" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) ROMEntry72</span><br/>
      <span class="sdescdet">ROM Entries register 72</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80120</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_640FB511C08628E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) ROMEntry73</span><br/>
      <span class="sdescdet">ROM Entries register 73</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80124</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61D6C2E0A408EDBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) ROMEntry74</span><br/>
      <span class="sdescdet">ROM Entries register 74</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80128</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_015F30F7ECFBA8E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) ROMEntry75</span><br/>
      <span class="sdescdet">ROM Entries register 75</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8012c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_049A091078190C6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) ROMEntry76</span><br/>
      <span class="sdescdet">ROM Entries register 76</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80130</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC44299DCE45E15F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) ROMEntry77</span><br/>
      <span class="sdescdet">ROM Entries register 77</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80134</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2CA9044BA74A526F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) ROMEntry78</span><br/>
      <span class="sdescdet">ROM Entries register 78</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80138</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD1436EAAAD9B365" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) ROMEntry79</span><br/>
      <span class="sdescdet">ROM Entries register 79</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8013c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21F0D6F23CECB9EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) ROMEntry80</span><br/>
      <span class="sdescdet">ROM Entries register 80</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80140</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2852D753DA6F67A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) ROMEntry81</span><br/>
      <span class="sdescdet">ROM Entries register 81</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80144</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16DC5BED3BFA8F13" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) ROMEntry82</span><br/>
      <span class="sdescdet">ROM Entries register 82</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80148</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11E42761A08EAC6D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) ROMEntry83</span><br/>
      <span class="sdescdet">ROM Entries register 83</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8014c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C23B33EDB077BEBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) ROMEntry84</span><br/>
      <span class="sdescdet">ROM Entries register 84</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80150</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03A63076551A8657" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) ROMEntry85</span><br/>
      <span class="sdescdet">ROM Entries register 85</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80154</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_587BD9400A3AD010" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) ROMEntry86</span><br/>
      <span class="sdescdet">ROM Entries register 86</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80158</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDD45F3216743DA9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) ROMEntry87</span><br/>
      <span class="sdescdet">ROM Entries register 87</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8015c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F2123E58605205D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) ROMEntry88</span><br/>
      <span class="sdescdet">ROM Entries register 88</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80160</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7884EF23A648AEB3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) ROMEntry89</span><br/>
      <span class="sdescdet">ROM Entries register 89</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80164</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F918B67A6B2F978F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) ROMEntry90</span><br/>
      <span class="sdescdet">ROM Entries register 90</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80168</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_814A1C4A06026FC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) ROMEntry91</span><br/>
      <span class="sdescdet">ROM Entries register 91</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8016c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C8DEAA73431118F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) ROMEntry92</span><br/>
      <span class="sdescdet">ROM Entries register 92</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80170</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11036461D8E18A2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) ROMEntry93</span><br/>
      <span class="sdescdet">ROM Entries register 93</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80174</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94FF4BE5E14E9A1D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) ROMEntry94</span><br/>
      <span class="sdescdet">ROM Entries register 94</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80178</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EBA4EF98038139F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) ROMEntry95</span><br/>
      <span class="sdescdet">ROM Entries register 95</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8017c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3CFC0579582EB90" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) ROMEntry96</span><br/>
      <span class="sdescdet">ROM Entries register 96</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80180</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_837DF13E7B2192ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) ROMEntry97</span><br/>
      <span class="sdescdet">ROM Entries register 97</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80184</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F744BC67839FE25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) ROMEntry98</span><br/>
      <span class="sdescdet">ROM Entries register 98</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80188</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B849FA9742CCA41F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) ROMEntry99</span><br/>
      <span class="sdescdet">ROM Entries register 99</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8018c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFA1D97BA43A6BA4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) ROMEntry100</span><br/>
      <span class="sdescdet">ROM Entries register 100</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80190</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CC615094AB424CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) ROMEntry101</span><br/>
      <span class="sdescdet">ROM Entries register 101</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80194</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67FE3C15F5F38CBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) ROMEntry102</span><br/>
      <span class="sdescdet">ROM Entries register 102</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80198</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE31D36C5C4D3678" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) ROMEntry103</span><br/>
      <span class="sdescdet">ROM Entries register 103</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8019c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68B963368824E370" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) ROMEntry104</span><br/>
      <span class="sdescdet">ROM Entries register 104</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6372F17F47D44F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) ROMEntry105</span><br/>
      <span class="sdescdet">ROM Entries register 105</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B2352C44E74A940" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) ROMEntry106</span><br/>
      <span class="sdescdet">ROM Entries register 106</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F26AEB7F988CE40" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) ROMEntry107</span><br/>
      <span class="sdescdet">ROM Entries register 107</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C629A14BCF63E434" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) ROMEntry108</span><br/>
      <span class="sdescdet">ROM Entries register 108</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96EA0CA718ADA0A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) ROMEntry109</span><br/>
      <span class="sdescdet">ROM Entries register 109</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB87103709B1DF87" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) ROMEntry110</span><br/>
      <span class="sdescdet">ROM Entries register 110</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_956FAB3BB10BE24A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) ROMEntry111</span><br/>
      <span class="sdescdet">ROM Entries register 111</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D797D9FA703BD439" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) ROMEntry112</span><br/>
      <span class="sdescdet">ROM Entries register 112</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18226CFDDD5D0CFB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) ROMEntry113</span><br/>
      <span class="sdescdet">ROM Entries register 113</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66B70F704DD2DBC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) ROMEntry114</span><br/>
      <span class="sdescdet">ROM Entries register 114</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92B5420320EFB852" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) ROMEntry115</span><br/>
      <span class="sdescdet">ROM Entries register 115</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17924DCD9E3E66E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) ROMEntry116</span><br/>
      <span class="sdescdet">ROM Entries register 116</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E10D6607F0573CDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) ROMEntry117</span><br/>
      <span class="sdescdet">ROM Entries register 117</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8FC7B5228127BDD8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) ROMEntry118</span><br/>
      <span class="sdescdet">ROM Entries register 118</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC947A781CF85651" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) ROMEntry119</span><br/>
      <span class="sdescdet">ROM Entries register 119</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D72BAE21F6D536B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) ROMEntry120</span><br/>
      <span class="sdescdet">ROM Entries register 120</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4FBF081E3ABB09E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) ROMEntry121</span><br/>
      <span class="sdescdet">ROM Entries register 121</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A09E10F71E69178" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) ROMEntry122</span><br/>
      <span class="sdescdet">ROM Entries register 122</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2EF4343AB5BCA462" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) ROMEntry123</span><br/>
      <span class="sdescdet">ROM Entries register 123</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03404D74B1EFAA8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) ROMEntry124</span><br/>
      <span class="sdescdet">ROM Entries register 124</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D511319D2163435" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) ROMEntry125</span><br/>
      <span class="sdescdet">ROM Entries register 125</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_850A362EC46DFFF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) ROMEntry126</span><br/>
      <span class="sdescdet">ROM Entries register 126</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B466D15210B07D5F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) ROMEntry127</span><br/>
      <span class="sdescdet">ROM Entries register 127</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab801fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C95C16DEDF477FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) ROMEntry128</span><br/>
      <span class="sdescdet">ROM Entries register 128</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80200</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_35F7C865F0CC461D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) ROMEntry129</span><br/>
      <span class="sdescdet">ROM Entries register 129</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80204</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_28CF1518BD58C049" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) ROMEntry130</span><br/>
      <span class="sdescdet">ROM Entries register 130</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80208</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA94DD96428791A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) ROMEntry131</span><br/>
      <span class="sdescdet">ROM Entries register 131</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8020c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4456EC4EBEAACB28" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) ROMEntry132</span><br/>
      <span class="sdescdet">ROM Entries register 132</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80210</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8131DC06FCDDFF7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) ROMEntry133</span><br/>
      <span class="sdescdet">ROM Entries register 133</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80214</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_398762F95FE53A9E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) ROMEntry134</span><br/>
      <span class="sdescdet">ROM Entries register 134</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80218</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1247F7327FF8B615" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) ROMEntry135</span><br/>
      <span class="sdescdet">ROM Entries register 135</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8021c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9AB6D7D1CAA175A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) ROMEntry136</span><br/>
      <span class="sdescdet">ROM Entries register 136</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80220</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0E4DB64BA0B37DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) ROMEntry137</span><br/>
      <span class="sdescdet">ROM Entries register 137</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80224</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FE68A5ECE20BE2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) ROMEntry138</span><br/>
      <span class="sdescdet">ROM Entries register 138</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80228</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54152F40D5C38A22" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) ROMEntry139</span><br/>
      <span class="sdescdet">ROM Entries register 139</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8022c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_028312CA4832726F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) ROMEntry140</span><br/>
      <span class="sdescdet">ROM Entries register 140</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80230</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38293A0071A8CEC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) ROMEntry141</span><br/>
      <span class="sdescdet">ROM Entries register 141</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80234</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A77077852CFC05CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) ROMEntry142</span><br/>
      <span class="sdescdet">ROM Entries register 142</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80238</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C7786BCC23B67AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) ROMEntry143</span><br/>
      <span class="sdescdet">ROM Entries register 143</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8023c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D55879ED625C56D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) ROMEntry144</span><br/>
      <span class="sdescdet">ROM Entries register 144</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80240</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_582CAFF7AA49A0B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) ROMEntry145</span><br/>
      <span class="sdescdet">ROM Entries register 145</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80244</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_296B5BE84BC0E302" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) ROMEntry146</span><br/>
      <span class="sdescdet">ROM Entries register 146</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80248</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3AA5ED929E516D67" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) ROMEntry147</span><br/>
      <span class="sdescdet">ROM Entries register 147</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8024c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60779854346ABBA1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) ROMEntry148</span><br/>
      <span class="sdescdet">ROM Entries register 148</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80250</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7542FF315F8F7859" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) ROMEntry149</span><br/>
      <span class="sdescdet">ROM Entries register 149</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80254</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65EC124F338A58F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) ROMEntry150</span><br/>
      <span class="sdescdet">ROM Entries register 150</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80258</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A23A536EB0D886A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) ROMEntry151</span><br/>
      <span class="sdescdet">ROM Entries register 151</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8025c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2B4FD2190D5F7E19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) ROMEntry152</span><br/>
      <span class="sdescdet">ROM Entries register 152</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80260</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0FA8E448F92905D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) ROMEntry153</span><br/>
      <span class="sdescdet">ROM Entries register 153</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80264</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5879179B3BCF682" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) ROMEntry154</span><br/>
      <span class="sdescdet">ROM Entries register 154</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80268</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_549D94BBABAB14E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) ROMEntry155</span><br/>
      <span class="sdescdet">ROM Entries register 155</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8026c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B735FADFBCFE67E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) ROMEntry156</span><br/>
      <span class="sdescdet">ROM Entries register 156</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80270</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_216079B005D55EB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) ROMEntry157</span><br/>
      <span class="sdescdet">ROM Entries register 157</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80274</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75FDC0B5A34A15DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) ROMEntry158</span><br/>
      <span class="sdescdet">ROM Entries register 158</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80278</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE925DBC1A6EB83D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) ROMEntry159</span><br/>
      <span class="sdescdet">ROM Entries register 159</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8027c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74491AE6467B0789" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) ROMEntry160</span><br/>
      <span class="sdescdet">ROM Entries register 160</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80280</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07E90D369F4DBE10" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) ROMEntry161</span><br/>
      <span class="sdescdet">ROM Entries register 161</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80284</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33C1D2E470A671E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) ROMEntry162</span><br/>
      <span class="sdescdet">ROM Entries register 162</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80288</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A4C2B7FE5BBD463" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) ROMEntry163</span><br/>
      <span class="sdescdet">ROM Entries register 163</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8028c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D7D9C3028856580" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) ROMEntry164</span><br/>
      <span class="sdescdet">ROM Entries register 164</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80290</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A824F90FAD3DD9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) ROMEntry165</span><br/>
      <span class="sdescdet">ROM Entries register 165</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80294</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E73273EA166BC2A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) ROMEntry166</span><br/>
      <span class="sdescdet">ROM Entries register 166</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80298</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1BD1C4DA448A64B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) ROMEntry167</span><br/>
      <span class="sdescdet">ROM Entries register 167</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8029c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE878C5DAE92AC78" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) ROMEntry168</span><br/>
      <span class="sdescdet">ROM Entries register 168</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D116ACC5C61AFA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) ROMEntry169</span><br/>
      <span class="sdescdet">ROM Entries register 169</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F30D7166173CB549" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) ROMEntry170</span><br/>
      <span class="sdescdet">ROM Entries register 170</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A01FC9FC746913F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) ROMEntry171</span><br/>
      <span class="sdescdet">ROM Entries register 171</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C66F1997EB7767A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) ROMEntry172</span><br/>
      <span class="sdescdet">ROM Entries register 172</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D990E848F190507" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) ROMEntry173</span><br/>
      <span class="sdescdet">ROM Entries register 173</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5700EB8E376E86E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) ROMEntry174</span><br/>
      <span class="sdescdet">ROM Entries register 174</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42A5F05EE3EBC71D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) ROMEntry175</span><br/>
      <span class="sdescdet">ROM Entries register 175</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23081356C03214AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) ROMEntry176</span><br/>
      <span class="sdescdet">ROM Entries register 176</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5029F7E6E5AEA44" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) ROMEntry177</span><br/>
      <span class="sdescdet">ROM Entries register 177</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CCB7CFC3206EF8CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) ROMEntry178</span><br/>
      <span class="sdescdet">ROM Entries register 178</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B26F87C3B3B961B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) ROMEntry179</span><br/>
      <span class="sdescdet">ROM Entries register 179</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41E53CDDF9991E36" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) ROMEntry180</span><br/>
      <span class="sdescdet">ROM Entries register 180</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC02428AA6F378AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) ROMEntry181</span><br/>
      <span class="sdescdet">ROM Entries register 181</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC1806FF8AA43CCE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) ROMEntry182</span><br/>
      <span class="sdescdet">ROM Entries register 182</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E2E3303D0AF2BFE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) ROMEntry183</span><br/>
      <span class="sdescdet">ROM Entries register 183</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_725FF5E400DBC44B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) ROMEntry184</span><br/>
      <span class="sdescdet">ROM Entries register 184</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F189BA43FE83C022" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) ROMEntry185</span><br/>
      <span class="sdescdet">ROM Entries register 185</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_028BF91CE86F025E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) ROMEntry186</span><br/>
      <span class="sdescdet">ROM Entries register 186</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB762B671CE02E9C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) ROMEntry187</span><br/>
      <span class="sdescdet">ROM Entries register 187</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46B21B84F5D42540" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) ROMEntry188</span><br/>
      <span class="sdescdet">ROM Entries register 188</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_28293288A6140945" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) ROMEntry189</span><br/>
      <span class="sdescdet">ROM Entries register 189</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA1F994742D9CC95" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) ROMEntry190</span><br/>
      <span class="sdescdet">ROM Entries register 190</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E18CE98274D6D0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) ROMEntry191</span><br/>
      <span class="sdescdet">ROM Entries register 191</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab802fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E6C0B8773ECBA1C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) ROMEntry192</span><br/>
      <span class="sdescdet">ROM Entries register 192</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80300</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_04DABFC74C9BE92E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) ROMEntry193</span><br/>
      <span class="sdescdet">ROM Entries register 193</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80304</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34612A6AD07456EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) ROMEntry194</span><br/>
      <span class="sdescdet">ROM Entries register 194</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80308</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91E724E779B47711" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) ROMEntry195</span><br/>
      <span class="sdescdet">ROM Entries register 195</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8030c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D08C9FBE300735B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) ROMEntry196</span><br/>
      <span class="sdescdet">ROM Entries register 196</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80310</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26123C4518247019" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) ROMEntry197</span><br/>
      <span class="sdescdet">ROM Entries register 197</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80314</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_025D304594937E14" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) ROMEntry198</span><br/>
      <span class="sdescdet">ROM Entries register 198</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80318</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6542B18FA5080DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) ROMEntry199</span><br/>
      <span class="sdescdet">ROM Entries register 199</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8031c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3B4D23F80A90C3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) ROMEntry200</span><br/>
      <span class="sdescdet">ROM Entries register 200</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80320</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58668F6FBB02F5E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) ROMEntry201</span><br/>
      <span class="sdescdet">ROM Entries register 201</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80324</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F7A09C8BB7DE048" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) ROMEntry202</span><br/>
      <span class="sdescdet">ROM Entries register 202</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80328</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_198F717F83995B83" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) ROMEntry203</span><br/>
      <span class="sdescdet">ROM Entries register 203</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8032c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DE9F9951E724035" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) ROMEntry204</span><br/>
      <span class="sdescdet">ROM Entries register 204</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80330</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9EB1923B93FB4A58" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) ROMEntry205</span><br/>
      <span class="sdescdet">ROM Entries register 205</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80334</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C54D6031B673373B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) ROMEntry206</span><br/>
      <span class="sdescdet">ROM Entries register 206</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80338</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17E478DDB8718F15" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) ROMEntry207</span><br/>
      <span class="sdescdet">ROM Entries register 207</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8033c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B38AF4FB86451A5F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) ROMEntry208</span><br/>
      <span class="sdescdet">ROM Entries register 208</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80340</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5288AA55AFC61988" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) ROMEntry209</span><br/>
      <span class="sdescdet">ROM Entries register 209</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80344</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D46D3E16516AE61" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) ROMEntry210</span><br/>
      <span class="sdescdet">ROM Entries register 210</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80348</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EAFDBE7B43F4A7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) ROMEntry211</span><br/>
      <span class="sdescdet">ROM Entries register 211</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8034c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95018C1FBB3F75CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) ROMEntry212</span><br/>
      <span class="sdescdet">ROM Entries register 212</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80350</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45A211E739AEB8A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) ROMEntry213</span><br/>
      <span class="sdescdet">ROM Entries register 213</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80354</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC573159ADBBF817" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) ROMEntry214</span><br/>
      <span class="sdescdet">ROM Entries register 214</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80358</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E36C30FAA5ACE0A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) ROMEntry215</span><br/>
      <span class="sdescdet">ROM Entries register 215</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8035c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26AED1CDCB4ECDFB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) ROMEntry216</span><br/>
      <span class="sdescdet">ROM Entries register 216</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80360</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5C9015BE2DF4CE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) ROMEntry217</span><br/>
      <span class="sdescdet">ROM Entries register 217</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80364</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_945FEE4CF8AC2578" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) ROMEntry218</span><br/>
      <span class="sdescdet">ROM Entries register 218</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80368</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01C1BC27E87236DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) ROMEntry219</span><br/>
      <span class="sdescdet">ROM Entries register 219</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8036c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57E44121D1AC6E86" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) ROMEntry220</span><br/>
      <span class="sdescdet">ROM Entries register 220</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80370</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B55C4CFA8117272B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) ROMEntry221</span><br/>
      <span class="sdescdet">ROM Entries register 221</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80374</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2214569C72DDF9DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000378</span> Register(32 bit) ROMEntry222</span><br/>
      <span class="sdescdet">ROM Entries register 222</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80378</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7DA477BB5E2988AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000037c</span> Register(32 bit) ROMEntry223</span><br/>
      <span class="sdescdet">ROM Entries register 223</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8037c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05803E18410AD263" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) ROMEntry224</span><br/>
      <span class="sdescdet">ROM Entries register 224</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80380</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3E192F5EFF63562" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) ROMEntry225</span><br/>
      <span class="sdescdet">ROM Entries register 225</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80384</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E6EB52485E6FD976" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000388</span> Register(32 bit) ROMEntry226</span><br/>
      <span class="sdescdet">ROM Entries register 226</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80388</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9576D4614E7B7097" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000038c</span> Register(32 bit) ROMEntry227</span><br/>
      <span class="sdescdet">ROM Entries register 227</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8038c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7953FF5B8636A883" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) ROMEntry228</span><br/>
      <span class="sdescdet">ROM Entries register 228</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80390</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_691B6BCCEC47082E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) ROMEntry229</span><br/>
      <span class="sdescdet">ROM Entries register 229</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80394</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8ED3283D43C88365" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) ROMEntry230</span><br/>
      <span class="sdescdet">ROM Entries register 230</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80398</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62B627AF025F6E4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) ROMEntry231</span><br/>
      <span class="sdescdet">ROM Entries register 231</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8039c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFDB2EA3D57F2174" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) ROMEntry232</span><br/>
      <span class="sdescdet">ROM Entries register 232</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C8EBB3CCEF6020F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) ROMEntry233</span><br/>
      <span class="sdescdet">ROM Entries register 233</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF1FB1618F131DFE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) ROMEntry234</span><br/>
      <span class="sdescdet">ROM Entries register 234</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1B794BF03DF9E1D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) ROMEntry235</span><br/>
      <span class="sdescdet">ROM Entries register 235</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E027CD7918E849A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) ROMEntry236</span><br/>
      <span class="sdescdet">ROM Entries register 236</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21E7244C7D9AEBBA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b4</span> Register(32 bit) ROMEntry237</span><br/>
      <span class="sdescdet">ROM Entries register 237</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43AECD26A3493BCF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b8</span> Register(32 bit) ROMEntry238</span><br/>
      <span class="sdescdet">ROM Entries register 238</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A25EC245007A685B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003bc</span> Register(32 bit) ROMEntry239</span><br/>
      <span class="sdescdet">ROM Entries register 239</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2466A65E7D1110DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c0</span> Register(32 bit) ROMEntry240</span><br/>
      <span class="sdescdet">ROM Entries register 240</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C0912A36626A21C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c4</span> Register(32 bit) ROMEntry241</span><br/>
      <span class="sdescdet">ROM Entries register 241</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF26D00DB7863638" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c8</span> Register(32 bit) ROMEntry242</span><br/>
      <span class="sdescdet">ROM Entries register 242</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B58775D6A015B268" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003cc</span> Register(32 bit) ROMEntry243</span><br/>
      <span class="sdescdet">ROM Entries register 243</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E715869F2CA9E03C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d0</span> Register(32 bit) ROMEntry244</span><br/>
      <span class="sdescdet">ROM Entries register 244</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C13588CF3BDD46D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d4</span> Register(32 bit) ROMEntry245</span><br/>
      <span class="sdescdet">ROM Entries register 245</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A16E22A5E8A57D86" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d8</span> Register(32 bit) ROMEntry246</span><br/>
      <span class="sdescdet">ROM Entries register 246</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EBC7FA4D5C5BA54" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) ROMEntry247</span><br/>
      <span class="sdescdet">ROM Entries register 247</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4ADCCEF6BE1D789D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) ROMEntry248</span><br/>
      <span class="sdescdet">ROM Entries register 248</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12F89A5D3F18B000" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e4</span> Register(32 bit) ROMEntry249</span><br/>
      <span class="sdescdet">ROM Entries register 249</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F6348F7A0150B752" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) ROMEntry250</span><br/>
      <span class="sdescdet">ROM Entries register 250</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAD9A9E99BC9C590" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ec</span> Register(32 bit) ROMEntry251</span><br/>
      <span class="sdescdet">ROM Entries register 251</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A2884A3F51836BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) ROMEntry252</span><br/>
      <span class="sdescdet">ROM Entries register 252</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF46D09C169BA470" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) ROMEntry253</span><br/>
      <span class="sdescdet">ROM Entries register 253</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF9E0F09749C6A3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) ROMEntry254</span><br/>
      <span class="sdescdet">ROM Entries register 254</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E9CF43C130937698" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) ROMEntry255</span><br/>
      <span class="sdescdet">ROM Entries register 255</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab803fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D93ED8F300C0111E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) ROMEntry256</span><br/>
      <span class="sdescdet">ROM Entries register 256</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80400</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB7A4E2115CEB62C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) ROMEntry257</span><br/>
      <span class="sdescdet">ROM Entries register 257</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80404</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4AB24F45F8FD2FE5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) ROMEntry258</span><br/>
      <span class="sdescdet">ROM Entries register 258</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80408</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27266845C255D0DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) ROMEntry259</span><br/>
      <span class="sdescdet">ROM Entries register 259</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8040c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A5BC7F22D444CEF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) ROMEntry260</span><br/>
      <span class="sdescdet">ROM Entries register 260</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80410</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A92871F29A72E6DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) ROMEntry261</span><br/>
      <span class="sdescdet">ROM Entries register 261</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80414</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_885C31B59C15D268" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000418</span> Register(32 bit) ROMEntry262</span><br/>
      <span class="sdescdet">ROM Entries register 262</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80418</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4AFECE93B8E030F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000041c</span> Register(32 bit) ROMEntry263</span><br/>
      <span class="sdescdet">ROM Entries register 263</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8041c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87107CA80B732091" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) ROMEntry264</span><br/>
      <span class="sdescdet">ROM Entries register 264</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80420</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A1F16D41C00CB4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) ROMEntry265</span><br/>
      <span class="sdescdet">ROM Entries register 265</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80424</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E3D807F6E7F1907" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) ROMEntry266</span><br/>
      <span class="sdescdet">ROM Entries register 266</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80428</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ADD66F7578674C3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) ROMEntry267</span><br/>
      <span class="sdescdet">ROM Entries register 267</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8042c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_530D3399EA139F36" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) ROMEntry268</span><br/>
      <span class="sdescdet">ROM Entries register 268</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80430</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CD4CE9849C98064" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) ROMEntry269</span><br/>
      <span class="sdescdet">ROM Entries register 269</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80434</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D190425A30045E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000438</span> Register(32 bit) ROMEntry270</span><br/>
      <span class="sdescdet">ROM Entries register 270</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80438</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2AACF89C21496914" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000043c</span> Register(32 bit) ROMEntry271</span><br/>
      <span class="sdescdet">ROM Entries register 271</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8043c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81387F3EB9B8B78E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000440</span> Register(32 bit) ROMEntry272</span><br/>
      <span class="sdescdet">ROM Entries register 272</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80440</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_560266BD816919B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000444</span> Register(32 bit) ROMEntry273</span><br/>
      <span class="sdescdet">ROM Entries register 273</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80444</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C948A3B9820313CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) ROMEntry274</span><br/>
      <span class="sdescdet">ROM Entries register 274</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80448</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75B2A26D1FFD9C84" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) ROMEntry275</span><br/>
      <span class="sdescdet">ROM Entries register 275</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8044c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B35E9C7C56F5248" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) ROMEntry276</span><br/>
      <span class="sdescdet">ROM Entries register 276</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80450</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E8464BAD042A629" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000454</span> Register(32 bit) ROMEntry277</span><br/>
      <span class="sdescdet">ROM Entries register 277</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80454</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8882FCCA26803F72" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000458</span> Register(32 bit) ROMEntry278</span><br/>
      <span class="sdescdet">ROM Entries register 278</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80458</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB522E42541DC684" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000045c</span> Register(32 bit) ROMEntry279</span><br/>
      <span class="sdescdet">ROM Entries register 279</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8045c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93C2A4E85F0774A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000460</span> Register(32 bit) ROMEntry280</span><br/>
      <span class="sdescdet">ROM Entries register 280</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80460</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D06D2B606CA952A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000464</span> Register(32 bit) ROMEntry281</span><br/>
      <span class="sdescdet">ROM Entries register 281</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80464</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFB1E4201ADCDD19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000468</span> Register(32 bit) ROMEntry282</span><br/>
      <span class="sdescdet">ROM Entries register 282</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80468</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_088373477FF923EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000046c</span> Register(32 bit) ROMEntry283</span><br/>
      <span class="sdescdet">ROM Entries register 283</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8046c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9227243F6C35E8A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000470</span> Register(32 bit) ROMEntry284</span><br/>
      <span class="sdescdet">ROM Entries register 284</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80470</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B5D2992297DCAB59" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000474</span> Register(32 bit) ROMEntry285</span><br/>
      <span class="sdescdet">ROM Entries register 285</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80474</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_758CE6D665C86963" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000478</span> Register(32 bit) ROMEntry286</span><br/>
      <span class="sdescdet">ROM Entries register 286</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80478</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_392183A6E097B19A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000047c</span> Register(32 bit) ROMEntry287</span><br/>
      <span class="sdescdet">ROM Entries register 287</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8047c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2D8B3D0DC37FF32" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000480</span> Register(32 bit) ROMEntry288</span><br/>
      <span class="sdescdet">ROM Entries register 288</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80480</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EBDC96DDF6C7586" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000484</span> Register(32 bit) ROMEntry289</span><br/>
      <span class="sdescdet">ROM Entries register 289</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80484</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4772695EAAE1535" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000488</span> Register(32 bit) ROMEntry290</span><br/>
      <span class="sdescdet">ROM Entries register 290</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80488</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_390E65A017BEC6DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000048c</span> Register(32 bit) ROMEntry291</span><br/>
      <span class="sdescdet">ROM Entries register 291</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8048c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC3FB9BEC9CD4640" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000490</span> Register(32 bit) ROMEntry292</span><br/>
      <span class="sdescdet">ROM Entries register 292</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80490</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B24A68D6F9D30887" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000494</span> Register(32 bit) ROMEntry293</span><br/>
      <span class="sdescdet">ROM Entries register 293</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80494</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4ADB5F8951B1B576" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000498</span> Register(32 bit) ROMEntry294</span><br/>
      <span class="sdescdet">ROM Entries register 294</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80498</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A576BB4D8A305A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000049c</span> Register(32 bit) ROMEntry295</span><br/>
      <span class="sdescdet">ROM Entries register 295</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8049c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA737C8BE3E59FC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a0</span> Register(32 bit) ROMEntry296</span><br/>
      <span class="sdescdet">ROM Entries register 296</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26305597E01CB607" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a4</span> Register(32 bit) ROMEntry297</span><br/>
      <span class="sdescdet">ROM Entries register 297</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C11AE63AD4B1B5E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a8</span> Register(32 bit) ROMEntry298</span><br/>
      <span class="sdescdet">ROM Entries register 298</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C139D4437961BF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ac</span> Register(32 bit) ROMEntry299</span><br/>
      <span class="sdescdet">ROM Entries register 299</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46637F9D9C6025F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b0</span> Register(32 bit) ROMEntry300</span><br/>
      <span class="sdescdet">ROM Entries register 300</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB721E1F9E482304" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b4</span> Register(32 bit) ROMEntry301</span><br/>
      <span class="sdescdet">ROM Entries register 301</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23BFDF257D0A0419" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b8</span> Register(32 bit) ROMEntry302</span><br/>
      <span class="sdescdet">ROM Entries register 302</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F947F3D317F8BE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004bc</span> Register(32 bit) ROMEntry303</span><br/>
      <span class="sdescdet">ROM Entries register 303</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2A40E76AE5F9CC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c0</span> Register(32 bit) ROMEntry304</span><br/>
      <span class="sdescdet">ROM Entries register 304</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE172B380D040A83" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c4</span> Register(32 bit) ROMEntry305</span><br/>
      <span class="sdescdet">ROM Entries register 305</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95C0B46C35C104E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c8</span> Register(32 bit) ROMEntry306</span><br/>
      <span class="sdescdet">ROM Entries register 306</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE06C9E292ED0EE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004cc</span> Register(32 bit) ROMEntry307</span><br/>
      <span class="sdescdet">ROM Entries register 307</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_865415F809409D28" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d0</span> Register(32 bit) ROMEntry308</span><br/>
      <span class="sdescdet">ROM Entries register 308</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A6924DF468F687CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d4</span> Register(32 bit) ROMEntry309</span><br/>
      <span class="sdescdet">ROM Entries register 309</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B680BE68965BE6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d8</span> Register(32 bit) ROMEntry310</span><br/>
      <span class="sdescdet">ROM Entries register 310</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC1DD3097A2996FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004dc</span> Register(32 bit) ROMEntry311</span><br/>
      <span class="sdescdet">ROM Entries register 311</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_332D1CA9851AB230" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e0</span> Register(32 bit) ROMEntry312</span><br/>
      <span class="sdescdet">ROM Entries register 312</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C2F8CD207D24C69" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e4</span> Register(32 bit) ROMEntry313</span><br/>
      <span class="sdescdet">ROM Entries register 313</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10D7863228C59A47" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e8</span> Register(32 bit) ROMEntry314</span><br/>
      <span class="sdescdet">ROM Entries register 314</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F5376DC8EB1FDC2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ec</span> Register(32 bit) ROMEntry315</span><br/>
      <span class="sdescdet">ROM Entries register 315</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8664A75094C46877" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f0</span> Register(32 bit) ROMEntry316</span><br/>
      <span class="sdescdet">ROM Entries register 316</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3BCE122426422307" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f4</span> Register(32 bit) ROMEntry317</span><br/>
      <span class="sdescdet">ROM Entries register 317</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B38C0D83257670FE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f8</span> Register(32 bit) ROMEntry318</span><br/>
      <span class="sdescdet">ROM Entries register 318</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20E0E84178BCA366" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004fc</span> Register(32 bit) ROMEntry319</span><br/>
      <span class="sdescdet">ROM Entries register 319</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab804fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18942D976D95C731" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) ROMEntry320</span><br/>
      <span class="sdescdet">ROM Entries register 320</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80500</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5727C4F9BDC6577D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) ROMEntry321</span><br/>
      <span class="sdescdet">ROM Entries register 321</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80504</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D9A8F3F02D8CC8C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) ROMEntry322</span><br/>
      <span class="sdescdet">ROM Entries register 322</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80508</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0181E43253338E28" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) ROMEntry323</span><br/>
      <span class="sdescdet">ROM Entries register 323</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8050c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FABC513AD22D1216" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) ROMEntry324</span><br/>
      <span class="sdescdet">ROM Entries register 324</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80510</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1F1FCBF6108B43B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) ROMEntry325</span><br/>
      <span class="sdescdet">ROM Entries register 325</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80514</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F47626D0180A2202" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) ROMEntry326</span><br/>
      <span class="sdescdet">ROM Entries register 326</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80518</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D27A22834977B510" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) ROMEntry327</span><br/>
      <span class="sdescdet">ROM Entries register 327</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8051c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A576607A4EE2BEC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) ROMEntry328</span><br/>
      <span class="sdescdet">ROM Entries register 328</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80520</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A468B7C1818426F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) ROMEntry329</span><br/>
      <span class="sdescdet">ROM Entries register 329</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80524</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83610E013401967E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) ROMEntry330</span><br/>
      <span class="sdescdet">ROM Entries register 330</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80528</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4198A6A8CDE83E6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000052c</span> Register(32 bit) ROMEntry331</span><br/>
      <span class="sdescdet">ROM Entries register 331</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8052c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E0DC218D1B1A751D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) ROMEntry332</span><br/>
      <span class="sdescdet">ROM Entries register 332</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80530</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_950CB2331AE1CE6D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) ROMEntry333</span><br/>
      <span class="sdescdet">ROM Entries register 333</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80534</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE47508B7EB86219" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000538</span> Register(32 bit) ROMEntry334</span><br/>
      <span class="sdescdet">ROM Entries register 334</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80538</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B258C2FA287D61EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000053c</span> Register(32 bit) ROMEntry335</span><br/>
      <span class="sdescdet">ROM Entries register 335</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8053c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC687F4D3A7F10E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000540</span> Register(32 bit) ROMEntry336</span><br/>
      <span class="sdescdet">ROM Entries register 336</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80540</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A97CCCD5EADDEE79" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000544</span> Register(32 bit) ROMEntry337</span><br/>
      <span class="sdescdet">ROM Entries register 337</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80544</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F352B674656D4ABD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000548</span> Register(32 bit) ROMEntry338</span><br/>
      <span class="sdescdet">ROM Entries register 338</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80548</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A376C4B43905CB62" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000054c</span> Register(32 bit) ROMEntry339</span><br/>
      <span class="sdescdet">ROM Entries register 339</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8054c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33CD81D03207EDF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000550</span> Register(32 bit) ROMEntry340</span><br/>
      <span class="sdescdet">ROM Entries register 340</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80550</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81DA101F6ADE744E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000554</span> Register(32 bit) ROMEntry341</span><br/>
      <span class="sdescdet">ROM Entries register 341</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80554</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02A4F773AFF1BCD9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000558</span> Register(32 bit) ROMEntry342</span><br/>
      <span class="sdescdet">ROM Entries register 342</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80558</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3335491533AE3E0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000055c</span> Register(32 bit) ROMEntry343</span><br/>
      <span class="sdescdet">ROM Entries register 343</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8055c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDB416EBB39AAE4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000560</span> Register(32 bit) ROMEntry344</span><br/>
      <span class="sdescdet">ROM Entries register 344</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80560</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_569260A5AD6FA3A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000564</span> Register(32 bit) ROMEntry345</span><br/>
      <span class="sdescdet">ROM Entries register 345</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80564</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66A8AE1D18589182" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000568</span> Register(32 bit) ROMEntry346</span><br/>
      <span class="sdescdet">ROM Entries register 346</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80568</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A269947EBF4286FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000056c</span> Register(32 bit) ROMEntry347</span><br/>
      <span class="sdescdet">ROM Entries register 347</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8056c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFDB47B4BEAB6802" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000570</span> Register(32 bit) ROMEntry348</span><br/>
      <span class="sdescdet">ROM Entries register 348</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80570</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45B397F291405CC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000574</span> Register(32 bit) ROMEntry349</span><br/>
      <span class="sdescdet">ROM Entries register 349</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80574</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DE5B7CD1DB65EBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000578</span> Register(32 bit) ROMEntry350</span><br/>
      <span class="sdescdet">ROM Entries register 350</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80578</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7F49EB5AD08A2EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000057c</span> Register(32 bit) ROMEntry351</span><br/>
      <span class="sdescdet">ROM Entries register 351</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8057c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE148EEE42A9EC6A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000580</span> Register(32 bit) ROMEntry352</span><br/>
      <span class="sdescdet">ROM Entries register 352</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80580</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D3B2524C275AE03" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000584</span> Register(32 bit) ROMEntry353</span><br/>
      <span class="sdescdet">ROM Entries register 353</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80584</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D553B47B7AF85596" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000588</span> Register(32 bit) ROMEntry354</span><br/>
      <span class="sdescdet">ROM Entries register 354</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80588</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA075B744B610336" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000058c</span> Register(32 bit) ROMEntry355</span><br/>
      <span class="sdescdet">ROM Entries register 355</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8058c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_32E233C730C0FAE1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000590</span> Register(32 bit) ROMEntry356</span><br/>
      <span class="sdescdet">ROM Entries register 356</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80590</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E4BDDDFC6A75D55" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000594</span> Register(32 bit) ROMEntry357</span><br/>
      <span class="sdescdet">ROM Entries register 357</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80594</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64016A7CA7895ECF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000598</span> Register(32 bit) ROMEntry358</span><br/>
      <span class="sdescdet">ROM Entries register 358</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80598</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B702C0ECC9CFD1E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000059c</span> Register(32 bit) ROMEntry359</span><br/>
      <span class="sdescdet">ROM Entries register 359</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8059c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45050B60514036F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a0</span> Register(32 bit) ROMEntry360</span><br/>
      <span class="sdescdet">ROM Entries register 360</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC093A3AA82B168D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a4</span> Register(32 bit) ROMEntry361</span><br/>
      <span class="sdescdet">ROM Entries register 361</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_659B9077736D4231" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a8</span> Register(32 bit) ROMEntry362</span><br/>
      <span class="sdescdet">ROM Entries register 362</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_016A739F3857BAF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ac</span> Register(32 bit) ROMEntry363</span><br/>
      <span class="sdescdet">ROM Entries register 363</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9FFE9A30746F149" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b0</span> Register(32 bit) ROMEntry364</span><br/>
      <span class="sdescdet">ROM Entries register 364</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B422013583B36A17" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b4</span> Register(32 bit) ROMEntry365</span><br/>
      <span class="sdescdet">ROM Entries register 365</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45C44703044D2910" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b8</span> Register(32 bit) ROMEntry366</span><br/>
      <span class="sdescdet">ROM Entries register 366</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB1A906A0C5866E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005bc</span> Register(32 bit) ROMEntry367</span><br/>
      <span class="sdescdet">ROM Entries register 367</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D545D7089AA9778" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c0</span> Register(32 bit) ROMEntry368</span><br/>
      <span class="sdescdet">ROM Entries register 368</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_183EF2AA1A5EBDCF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c4</span> Register(32 bit) ROMEntry369</span><br/>
      <span class="sdescdet">ROM Entries register 369</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8D44186D873E9E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c8</span> Register(32 bit) ROMEntry370</span><br/>
      <span class="sdescdet">ROM Entries register 370</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00C0C57615AFEF46" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005cc</span> Register(32 bit) ROMEntry371</span><br/>
      <span class="sdescdet">ROM Entries register 371</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0ADDA15E37C96813" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d0</span> Register(32 bit) ROMEntry372</span><br/>
      <span class="sdescdet">ROM Entries register 372</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18962A3E347119A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d4</span> Register(32 bit) ROMEntry373</span><br/>
      <span class="sdescdet">ROM Entries register 373</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D07F3F587070977" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d8</span> Register(32 bit) ROMEntry374</span><br/>
      <span class="sdescdet">ROM Entries register 374</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF5C660B7780F999" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005dc</span> Register(32 bit) ROMEntry375</span><br/>
      <span class="sdescdet">ROM Entries register 375</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2A49422E528B133" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e0</span> Register(32 bit) ROMEntry376</span><br/>
      <span class="sdescdet">ROM Entries register 376</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C185C8A1E24BD927" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e4</span> Register(32 bit) ROMEntry377</span><br/>
      <span class="sdescdet">ROM Entries register 377</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88419667F8ED2BF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e8</span> Register(32 bit) ROMEntry378</span><br/>
      <span class="sdescdet">ROM Entries register 378</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82C7FE17DFD386DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ec</span> Register(32 bit) ROMEntry379</span><br/>
      <span class="sdescdet">ROM Entries register 379</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A5F3D3507297A94" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f0</span> Register(32 bit) ROMEntry380</span><br/>
      <span class="sdescdet">ROM Entries register 380</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C71489D4713CEC7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f4</span> Register(32 bit) ROMEntry381</span><br/>
      <span class="sdescdet">ROM Entries register 381</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5BEC512C993ED5D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f8</span> Register(32 bit) ROMEntry382</span><br/>
      <span class="sdescdet">ROM Entries register 382</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_72266C0146700F3A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005fc</span> Register(32 bit) ROMEntry383</span><br/>
      <span class="sdescdet">ROM Entries register 383</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab805fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1545C49ACB23A791" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000600</span> Register(32 bit) ROMEntry384</span><br/>
      <span class="sdescdet">ROM Entries register 384</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80600</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93DFFB62A4D989FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000604</span> Register(32 bit) ROMEntry385</span><br/>
      <span class="sdescdet">ROM Entries register 385</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80604</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2098C3F8AB291BE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000608</span> Register(32 bit) ROMEntry386</span><br/>
      <span class="sdescdet">ROM Entries register 386</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80608</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D4C08036FDD86542" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000060c</span> Register(32 bit) ROMEntry387</span><br/>
      <span class="sdescdet">ROM Entries register 387</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8060c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57828667C5C64376" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000610</span> Register(32 bit) ROMEntry388</span><br/>
      <span class="sdescdet">ROM Entries register 388</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80610</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AF67F29DBC72D3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000614</span> Register(32 bit) ROMEntry389</span><br/>
      <span class="sdescdet">ROM Entries register 389</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80614</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_356A92FB0C38C392" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000618</span> Register(32 bit) ROMEntry390</span><br/>
      <span class="sdescdet">ROM Entries register 390</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80618</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_480D422585E522C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000061c</span> Register(32 bit) ROMEntry391</span><br/>
      <span class="sdescdet">ROM Entries register 391</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8061c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B46F08F9C4F6458" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000620</span> Register(32 bit) ROMEntry392</span><br/>
      <span class="sdescdet">ROM Entries register 392</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80620</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BCFBD14DD1087020" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000624</span> Register(32 bit) ROMEntry393</span><br/>
      <span class="sdescdet">ROM Entries register 393</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80624</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F18522B117CEDC9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000628</span> Register(32 bit) ROMEntry394</span><br/>
      <span class="sdescdet">ROM Entries register 394</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80628</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_298760AD78026A8D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000062c</span> Register(32 bit) ROMEntry395</span><br/>
      <span class="sdescdet">ROM Entries register 395</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8062c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_954CFAF0CFADE85D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000630</span> Register(32 bit) ROMEntry396</span><br/>
      <span class="sdescdet">ROM Entries register 396</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80630</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EB9BF8E193A7559" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000634</span> Register(32 bit) ROMEntry397</span><br/>
      <span class="sdescdet">ROM Entries register 397</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80634</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78BEA367AD6860A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000638</span> Register(32 bit) ROMEntry398</span><br/>
      <span class="sdescdet">ROM Entries register 398</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80638</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48FD8350C9C440F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000063c</span> Register(32 bit) ROMEntry399</span><br/>
      <span class="sdescdet">ROM Entries register 399</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8063c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_428C35CAA1D30605" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000640</span> Register(32 bit) ROMEntry400</span><br/>
      <span class="sdescdet">ROM Entries register 400</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80640</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF19343B86960857" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000644</span> Register(32 bit) ROMEntry401</span><br/>
      <span class="sdescdet">ROM Entries register 401</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80644</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_049395460BC634C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000648</span> Register(32 bit) ROMEntry402</span><br/>
      <span class="sdescdet">ROM Entries register 402</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80648</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E89FE88868FE12AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000064c</span> Register(32 bit) ROMEntry403</span><br/>
      <span class="sdescdet">ROM Entries register 403</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8064c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6FD756A09F6E0D52" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000650</span> Register(32 bit) ROMEntry404</span><br/>
      <span class="sdescdet">ROM Entries register 404</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80650</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A325CF9CC3699EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000654</span> Register(32 bit) ROMEntry405</span><br/>
      <span class="sdescdet">ROM Entries register 405</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80654</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC399E611DC53F96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000658</span> Register(32 bit) ROMEntry406</span><br/>
      <span class="sdescdet">ROM Entries register 406</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80658</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_338BC6A882A06E6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000065c</span> Register(32 bit) ROMEntry407</span><br/>
      <span class="sdescdet">ROM Entries register 407</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8065c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B55EF95850610878" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) ROMEntry408</span><br/>
      <span class="sdescdet">ROM Entries register 408</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80660</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8EC45000C3E3031" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000664</span> Register(32 bit) ROMEntry409</span><br/>
      <span class="sdescdet">ROM Entries register 409</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80664</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8483F1A4A8D77E5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000668</span> Register(32 bit) ROMEntry410</span><br/>
      <span class="sdescdet">ROM Entries register 410</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80668</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86F1326E48F10E91" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000066c</span> Register(32 bit) ROMEntry411</span><br/>
      <span class="sdescdet">ROM Entries register 411</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8066c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A76FB414268F4290" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000670</span> Register(32 bit) ROMEntry412</span><br/>
      <span class="sdescdet">ROM Entries register 412</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80670</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5A44AD4532D2764" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000674</span> Register(32 bit) ROMEntry413</span><br/>
      <span class="sdescdet">ROM Entries register 413</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80674</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91A7797E6360CA80" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000678</span> Register(32 bit) ROMEntry414</span><br/>
      <span class="sdescdet">ROM Entries register 414</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80678</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C174A24B6A368A3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000067c</span> Register(32 bit) ROMEntry415</span><br/>
      <span class="sdescdet">ROM Entries register 415</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8067c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65DB2F23C4E3795F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) ROMEntry416</span><br/>
      <span class="sdescdet">ROM Entries register 416</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80680</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19B2976F159A0171" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000684</span> Register(32 bit) ROMEntry417</span><br/>
      <span class="sdescdet">ROM Entries register 417</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80684</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C91B186D2555079A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000688</span> Register(32 bit) ROMEntry418</span><br/>
      <span class="sdescdet">ROM Entries register 418</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80688</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_541231B6BFE82DE6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000068c</span> Register(32 bit) ROMEntry419</span><br/>
      <span class="sdescdet">ROM Entries register 419</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8068c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2C99270828DC958" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000690</span> Register(32 bit) ROMEntry420</span><br/>
      <span class="sdescdet">ROM Entries register 420</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80690</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8BB60EDD312D14E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000694</span> Register(32 bit) ROMEntry421</span><br/>
      <span class="sdescdet">ROM Entries register 421</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80694</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3BCCD00146F2F122" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000698</span> Register(32 bit) ROMEntry422</span><br/>
      <span class="sdescdet">ROM Entries register 422</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80698</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFA1B0C756265E3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000069c</span> Register(32 bit) ROMEntry423</span><br/>
      <span class="sdescdet">ROM Entries register 423</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8069c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59BF08EE8ED62902" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a0</span> Register(32 bit) ROMEntry424</span><br/>
      <span class="sdescdet">ROM Entries register 424</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F879062C07E2BC36" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a4</span> Register(32 bit) ROMEntry425</span><br/>
      <span class="sdescdet">ROM Entries register 425</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8AC46F0C43C859A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a8</span> Register(32 bit) ROMEntry426</span><br/>
      <span class="sdescdet">ROM Entries register 426</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_39F62323CF2F1424" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ac</span> Register(32 bit) ROMEntry427</span><br/>
      <span class="sdescdet">ROM Entries register 427</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5031C5D426FBEAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b0</span> Register(32 bit) ROMEntry428</span><br/>
      <span class="sdescdet">ROM Entries register 428</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C15174A30FE0C76F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b4</span> Register(32 bit) ROMEntry429</span><br/>
      <span class="sdescdet">ROM Entries register 429</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C071CCE68E0707F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b8</span> Register(32 bit) ROMEntry430</span><br/>
      <span class="sdescdet">ROM Entries register 430</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D65FCC1D6752D313" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006bc</span> Register(32 bit) ROMEntry431</span><br/>
      <span class="sdescdet">ROM Entries register 431</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A3926653E7F0DEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) ROMEntry432</span><br/>
      <span class="sdescdet">ROM Entries register 432</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8D06DDBEE98EF28" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) ROMEntry433</span><br/>
      <span class="sdescdet">ROM Entries register 433</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5CCEEA45469295C7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) ROMEntry434</span><br/>
      <span class="sdescdet">ROM Entries register 434</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A63E60276A9E379D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) ROMEntry435</span><br/>
      <span class="sdescdet">ROM Entries register 435</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1EBEB6543E8165A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) ROMEntry436</span><br/>
      <span class="sdescdet">ROM Entries register 436</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5D2705134C27BD6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) ROMEntry437</span><br/>
      <span class="sdescdet">ROM Entries register 437</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01BD4539BB1DC97C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d8</span> Register(32 bit) ROMEntry438</span><br/>
      <span class="sdescdet">ROM Entries register 438</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF04F73B423529AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006dc</span> Register(32 bit) ROMEntry439</span><br/>
      <span class="sdescdet">ROM Entries register 439</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CAFD28E4751C18B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e0</span> Register(32 bit) ROMEntry440</span><br/>
      <span class="sdescdet">ROM Entries register 440</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F4F0348ABAB0DD9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e4</span> Register(32 bit) ROMEntry441</span><br/>
      <span class="sdescdet">ROM Entries register 441</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_983F09CDAE3CF33D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e8</span> Register(32 bit) ROMEntry442</span><br/>
      <span class="sdescdet">ROM Entries register 442</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5265901563B8F4C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ec</span> Register(32 bit) ROMEntry443</span><br/>
      <span class="sdescdet">ROM Entries register 443</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D37653861D09C49" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f0</span> Register(32 bit) ROMEntry444</span><br/>
      <span class="sdescdet">ROM Entries register 444</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D50B99D8D298FBDF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f4</span> Register(32 bit) ROMEntry445</span><br/>
      <span class="sdescdet">ROM Entries register 445</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BAAB61868FD7858" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f8</span> Register(32 bit) ROMEntry446</span><br/>
      <span class="sdescdet">ROM Entries register 446</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7EE81EA7E9D060A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006fc</span> Register(32 bit) ROMEntry447</span><br/>
      <span class="sdescdet">ROM Entries register 447</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab806fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB1292E7EB3D8B7A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000700</span> Register(32 bit) ROMEntry448</span><br/>
      <span class="sdescdet">ROM Entries register 448</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80700</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB1CC0503119466D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000704</span> Register(32 bit) ROMEntry449</span><br/>
      <span class="sdescdet">ROM Entries register 449</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80704</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE1D8759B29D55B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000708</span> Register(32 bit) ROMEntry450</span><br/>
      <span class="sdescdet">ROM Entries register 450</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80708</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B5BA889B471709AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000070c</span> Register(32 bit) ROMEntry451</span><br/>
      <span class="sdescdet">ROM Entries register 451</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8070c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED4532A21ECABC2C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000710</span> Register(32 bit) ROMEntry452</span><br/>
      <span class="sdescdet">ROM Entries register 452</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80710</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06E2DFAA665846EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000714</span> Register(32 bit) ROMEntry453</span><br/>
      <span class="sdescdet">ROM Entries register 453</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80714</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93CD7DB31913F8E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000718</span> Register(32 bit) ROMEntry454</span><br/>
      <span class="sdescdet">ROM Entries register 454</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80718</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D63FCFB659C7FD67" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000071c</span> Register(32 bit) ROMEntry455</span><br/>
      <span class="sdescdet">ROM Entries register 455</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8071c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A274BB328F9AA158" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000720</span> Register(32 bit) ROMEntry456</span><br/>
      <span class="sdescdet">ROM Entries register 456</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80720</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5106C7D19A42381" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000724</span> Register(32 bit) ROMEntry457</span><br/>
      <span class="sdescdet">ROM Entries register 457</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80724</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4FBD324E4B4EDC32" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000728</span> Register(32 bit) ROMEntry458</span><br/>
      <span class="sdescdet">ROM Entries register 458</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80728</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86BA56F833138BAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000072c</span> Register(32 bit) ROMEntry459</span><br/>
      <span class="sdescdet">ROM Entries register 459</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8072c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1E94D3498B452A79" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000730</span> Register(32 bit) ROMEntry460</span><br/>
      <span class="sdescdet">ROM Entries register 460</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80730</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A778F8892FF0B548" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000734</span> Register(32 bit) ROMEntry461</span><br/>
      <span class="sdescdet">ROM Entries register 461</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80734</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FDC91DFC6C35E0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000738</span> Register(32 bit) ROMEntry462</span><br/>
      <span class="sdescdet">ROM Entries register 462</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80738</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6A026F09722DF74" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000073c</span> Register(32 bit) ROMEntry463</span><br/>
      <span class="sdescdet">ROM Entries register 463</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8073c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E89FF9A155F703C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000740</span> Register(32 bit) ROMEntry464</span><br/>
      <span class="sdescdet">ROM Entries register 464</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80740</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DDA9AA6B9598D64" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000744</span> Register(32 bit) ROMEntry465</span><br/>
      <span class="sdescdet">ROM Entries register 465</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80744</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6D125DFFA61A354" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000748</span> Register(32 bit) ROMEntry466</span><br/>
      <span class="sdescdet">ROM Entries register 466</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80748</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90B7A0621FE77A90" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000074c</span> Register(32 bit) ROMEntry467</span><br/>
      <span class="sdescdet">ROM Entries register 467</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8074c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0FB00E224881C89" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000750</span> Register(32 bit) ROMEntry468</span><br/>
      <span class="sdescdet">ROM Entries register 468</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80750</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBD6869E0B3D985F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000754</span> Register(32 bit) ROMEntry469</span><br/>
      <span class="sdescdet">ROM Entries register 469</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80754</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACB0DEFF10A74918" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000758</span> Register(32 bit) ROMEntry470</span><br/>
      <span class="sdescdet">ROM Entries register 470</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80758</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA432CE641BD6208" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000075c</span> Register(32 bit) ROMEntry471</span><br/>
      <span class="sdescdet">ROM Entries register 471</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8075c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23419F7DF8BAA923" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000760</span> Register(32 bit) ROMEntry472</span><br/>
      <span class="sdescdet">ROM Entries register 472</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80760</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F67BF2D36C213034" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000764</span> Register(32 bit) ROMEntry473</span><br/>
      <span class="sdescdet">ROM Entries register 473</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80764</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6A2C2CA98462CD8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000768</span> Register(32 bit) ROMEntry474</span><br/>
      <span class="sdescdet">ROM Entries register 474</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80768</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15734A4E7A30696C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000076c</span> Register(32 bit) ROMEntry475</span><br/>
      <span class="sdescdet">ROM Entries register 475</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8076c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_630E5952744F61C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000770</span> Register(32 bit) ROMEntry476</span><br/>
      <span class="sdescdet">ROM Entries register 476</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80770</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAEE5282FA903822" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000774</span> Register(32 bit) ROMEntry477</span><br/>
      <span class="sdescdet">ROM Entries register 477</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80774</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82D60CE0FF93A943" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000778</span> Register(32 bit) ROMEntry478</span><br/>
      <span class="sdescdet">ROM Entries register 478</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80778</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_520A0AF49A3F85C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000077c</span> Register(32 bit) ROMEntry479</span><br/>
      <span class="sdescdet">ROM Entries register 479</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8077c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5E85AB6187BAA5D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000780</span> Register(32 bit) ROMEntry480</span><br/>
      <span class="sdescdet">ROM Entries register 480</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80780</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B57B40F387CC2451" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000784</span> Register(32 bit) ROMEntry481</span><br/>
      <span class="sdescdet">ROM Entries register 481</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80784</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CF75C30071DC9A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000788</span> Register(32 bit) ROMEntry482</span><br/>
      <span class="sdescdet">ROM Entries register 482</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80788</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C107036447F35ACF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000078c</span> Register(32 bit) ROMEntry483</span><br/>
      <span class="sdescdet">ROM Entries register 483</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8078c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_343E7F231B6CB883" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000790</span> Register(32 bit) ROMEntry484</span><br/>
      <span class="sdescdet">ROM Entries register 484</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80790</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_641322EAB11334B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000794</span> Register(32 bit) ROMEntry485</span><br/>
      <span class="sdescdet">ROM Entries register 485</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80794</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5BB581FBBB7BA87F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000798</span> Register(32 bit) ROMEntry486</span><br/>
      <span class="sdescdet">ROM Entries register 486</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80798</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_972567F5D8EDF93B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000079c</span> Register(32 bit) ROMEntry487</span><br/>
      <span class="sdescdet">ROM Entries register 487</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab8079c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8123D7422E033E97" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a0</span> Register(32 bit) ROMEntry488</span><br/>
      <span class="sdescdet">ROM Entries register 488</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECEDBEBD9B94524D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a4</span> Register(32 bit) ROMEntry489</span><br/>
      <span class="sdescdet">ROM Entries register 489</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44DDE9F0D2000B90" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a8</span> Register(32 bit) ROMEntry490</span><br/>
      <span class="sdescdet">ROM Entries register 490</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DA3669F4A56F51D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ac</span> Register(32 bit) ROMEntry491</span><br/>
      <span class="sdescdet">ROM Entries register 491</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EC684DC26955A45" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b0</span> Register(32 bit) ROMEntry492</span><br/>
      <span class="sdescdet">ROM Entries register 492</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_692C44F05C7310B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b4</span> Register(32 bit) ROMEntry493</span><br/>
      <span class="sdescdet">ROM Entries register 493</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_720B531B97E6730E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b8</span> Register(32 bit) ROMEntry494</span><br/>
      <span class="sdescdet">ROM Entries register 494</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DFB120620BF57E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007bc</span> Register(32 bit) ROMEntry495</span><br/>
      <span class="sdescdet">ROM Entries register 495</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E30DD8EB0DD2D81" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c0</span> Register(32 bit) ROMEntry496</span><br/>
      <span class="sdescdet">ROM Entries register 496</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC9F2955B6839AC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c4</span> Register(32 bit) ROMEntry497</span><br/>
      <span class="sdescdet">ROM Entries register 497</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_796B0D7541EFA836" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c8</span> Register(32 bit) ROMEntry498</span><br/>
      <span class="sdescdet">ROM Entries register 498</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8F277D21C757BBF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007cc</span> Register(32 bit) ROMEntry499</span><br/>
      <span class="sdescdet">ROM Entries register 499</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F658721A87ACFF2D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d0</span> Register(32 bit) ROMEntry500</span><br/>
      <span class="sdescdet">ROM Entries register 500</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_951C626DEAFB523C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d4</span> Register(32 bit) ROMEntry501</span><br/>
      <span class="sdescdet">ROM Entries register 501</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_641EC18F87E3D3EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d8</span> Register(32 bit) ROMEntry502</span><br/>
      <span class="sdescdet">ROM Entries register 502</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB5EE435090F1FAF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007dc</span> Register(32 bit) ROMEntry503</span><br/>
      <span class="sdescdet">ROM Entries register 503</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03559B9436AAF3CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e0</span> Register(32 bit) ROMEntry504</span><br/>
      <span class="sdescdet">ROM Entries register 504</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7327128264B40331" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e4</span> Register(32 bit) ROMEntry505</span><br/>
      <span class="sdescdet">ROM Entries register 505</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05B615C89CFBD846" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e8</span> Register(32 bit) ROMEntry506</span><br/>
      <span class="sdescdet">ROM Entries register 506</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2CC199C2145CFE5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ec</span> Register(32 bit) ROMEntry507</span><br/>
      <span class="sdescdet">ROM Entries register 507</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1F169394D2E7894" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f0</span> Register(32 bit) ROMEntry508</span><br/>
      <span class="sdescdet">ROM Entries register 508</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_698369866904A6FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f4</span> Register(32 bit) ROMEntry509</span><br/>
      <span class="sdescdet">ROM Entries register 509</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13D755513B5ABEFA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f8</span> Register(32 bit) ROMEntry510</span><br/>
      <span class="sdescdet">ROM Entries register 510</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F48C109D4CFB823" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007fc</span> Register(32 bit) ROMEntry511</span><br/>
      <span class="sdescdet">ROM Entries register 511</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab807fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CF3DE610DD73607" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fb8</span> Register(32 bit) AUTHSTATUS</span><br/>
      <span class="sdescdet">Authentication Status Register</span><br/>
      <span class="ldescdet">Reports the current status of the authentication control signals.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fb8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">RES0_0</td>
        <td class="fldnorm" colspan="2">HNID</td>
        <td class="fldnorm" colspan="2">HID</td>
        <td class="fldnorm" colspan="2">SNID</td>
        <td class="fldnorm" colspan="2">SID</td>
        <td class="fldnorm" colspan="2">NSNID</td>
        <td class="fldnorm" colspan="2">NSID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5117BDA75A6C7191" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fbc</span> Register(32 bit) DEVARCH</span><br/>
      <span class="sdescdet">Device Architecture Register</span><br/>
      <span class="ldescdet">Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fbc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x47700af7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">ARCHITECT</td>
        <td class="fldnorm" colspan="1">PRESENT</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="16">ARCHID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHITECT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x23b, denoting Arm as architect of the component</span></p>
          <p><b>Reset: </b>hex:0x23b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 1, indicating that the DEVARCH register is present</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture ID. Returns 0x0af7, identifying ROM Table Architecture v0.</span></p>
          <p><b>Reset: </b>hex:0x0af7;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8ACB06815C7A0650" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fc8</span> Register(32 bit) DEVID</span><br/>
      <span class="sdescdet">Device Configuration Register</span><br/>
      <span class="ldescdet">This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fc8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RES0_1</td>
        <td class="fldnorm" colspan="1">PRR</td>
        <td class="fldnorm" colspan="1">SYSMEM</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="3">FORMAT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that power request functionality is included. Set by the GPR_PRESENT parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>GPR is not included (css600_apbrom)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>GPR is included (css600_apbrom_gpr)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SYSMEM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether system memory is present on the bus. Set by the SYSMEM parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>System memory is not present and the bus is a dedicated debug bus</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Indicates that there is system memory on the bus</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORMAT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this is a 32-bit ROM table.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_041E68B7B9E0AA2C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd0</span> Register(32 bit) PIDR4</span><br/>
      <span class="sdescdet">Peripheral Identification Register 4</span><br/>
      <span class="ldescdet">The PIDR4 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fd0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000000f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SIZE</td>
        <td class="fldnorm" colspan="4">DES_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E639C255A2B34742" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd4</span> Register(32 bit) PIDR5</span><br/>
      <span class="sdescdet">Peripheral Identification Register 5</span><br/>
      <span class="ldescdet">The PIDR5 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fd4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A8941A18FB4925D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd8</span> Register(32 bit) PIDR6</span><br/>
      <span class="sdescdet">Peripheral Identification Register 6</span><br/>
      <span class="ldescdet">The PIDR6 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fd8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BC2AE3893DF2230" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fdc</span> Register(32 bit) PIDR7</span><br/>
      <span class="sdescdet">Peripheral Identification Register 7</span><br/>
      <span class="ldescdet">The PIDR7 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fdc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76B6A0F530B23BA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) PIDR0</span><br/>
      <span class="sdescdet">Peripheral Identification Register 0</span><br/>
      <span class="ldescdet">The PIDR0 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fe0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000016</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PART_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[7:0]. Set by the configuration inputs part_number[7:0]</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E55246EAF9C5A906" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) PIDR1</span><br/>
      <span class="sdescdet">Peripheral Identification Register 1</span><br/>
      <span class="ldescdet">The PIDR1 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fe4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">DES_0</td>
        <td class="fldnorm" colspan="4">PART_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[3:0]. Set by the configuration inputs jep106_id[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[11:8]. Set by the configuration inputs part_number[11:8].</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05AD082537B0F154" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) PIDR2</span><br/>
      <span class="sdescdet">Peripheral Identification Register 2</span><br/>
      <span class="ldescdet">The PIDR2 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fe8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x000000a8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000f7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td>1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="1">JEDEC</td>
        <td class="fldnorm" colspan="3">DES_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. Set by the configuration inputs revision[3:0].</span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1 - Always set. Indicates that a JEDEC assigned value is used.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[6:4]. Set by the configuration inputs jep106_id[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_260E73173AC2F854" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fec</span> Register(32 bit) PIDR3</span><br/>
      <span class="sdescdet">Peripheral Identification Register 3</span><br/>
      <span class="ldescdet">The PIDR3 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80fec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVAND</td>
        <td class="fldnorm" colspan="4">CMOD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVAND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46359048DF7D3F46" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff0</span> Register(32 bit) CIDR0</span><br/>
      <span class="sdescdet">Component Identification Register 0</span><br/>
      <span class="ldescdet">The CIDR0 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80ff0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0D.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_998B21B06B734D8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff4</span> Register(32 bit) CIDR1</span><br/>
      <span class="sdescdet">Component Identification Register 1</span><br/>
      <span class="ldescdet">The CIDR1 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80ff4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">CLASS</td>
        <td class="fldnorm" colspan="4">PRMBL_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Component class. Returns 0x9, indicating this is a CoreSight component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5131BFC2543B26E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff8</span> Register(32 bit) CIDR2</span><br/>
      <span class="sdescdet">Component Identification Register 2</span><br/>
      <span class="ldescdet">The CIDR2 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80ff8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D128F98D6411BE18" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ffc</span> Register(32 bit) CIDR3</span><br/>
      <span class="sdescdet">Component Identification Register 3</span><br/>
      <span class="ldescdet">The CIDR3 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0ab80ffc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0xB1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_3_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
