;redcode
;assert 1
	SPL -6, @-30
	SPL -6, @-30
	MOV @-7, <-25
	MOV @-7, <-25
	SUB @127, @6
	SUB @127, @6
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -41, <-20
	SPL 0, #-2
	MOV -7, <-20
	MOV -37, <-20
	MOV -41, <-20
	DJN -1, @-20
	DJN -1, @20
	DJN -1, @-20
	CMP @127, 106
	ADD 10, @10
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @127, 106
	SUB @127, 106
	MOV -37, <-20
	MOV -37, <-20
	MOV <-601, <-20
	MOV <-601, <-20
	SUB @127, 106
	SUB @127, 106
	SPL -6, @-30
	SUB @127, 106
	SUB @127, 106
	CMP @121, 103
	CMP @121, 103
	DJN 260, 90
	CMP @121, 103
	CMP @121, 103
	SUB @-0, @2
	SPL -6, @-30
	CMP @121, 103
	MOV -7, <-20
	CMP @121, 103
	CMP @121, 103
	DJN 260, 90
	ADD <-4, <-20
	SPL -6, @-30
