Extension of [[SR Latch]]
* **WE** "Write-enabled" to write, connected to [[Clock]], usually
* **D** for input
* 1 bit memory
![[Pasted image 20250130212555.png]]
* [[Level Triggered]]
	* which can cause unpredictability if not setup with [[D Flip Flop]]
![[Pasted image 20250130222657.png|300]]
![[Pasted image 20250130222735.png|300]]

