#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 24 14:25:57 2023
# Process ID: 21056
# Current directory: C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.runs/synth_1/Top.vds
# Journal file: C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12236
CRITICAL WARNING: [Synth 8-976] out has already been declared [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Top.v:44]
CRITICAL WARNING: [Synth 8-2654] second declaration of out ignored [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Top.v:44]
INFO: [Synth 8-994] out is declared here [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Top.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'secs_clk' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/secs_clk.v:26]
INFO: [Synth 8-6155] done synthesizing module 'secs_clk' (1#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/secs_clk.v:26]
INFO: [Synth 8-6157] synthesizing module 'displaycontrol' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk2sec' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/clk2sec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk2sec' (2#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/clk2sec.v:23]
INFO: [Synth 8-6157] synthesizing module 'FitbitTracker' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:23]
WARNING: [Synth 8-6090] variable 'distance1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:100]
WARNING: [Synth 8-6090] variable 'distance2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:103]
WARNING: [Synth 8-6090] variable 'distance2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:106]
INFO: [Synth 8-6155] done synthesizing module 'FitbitTracker' (3#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'steps' does not match port width (32) of module 'FitbitTracker' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'over32' does not match port width (20) of module 'FitbitTracker' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'highAct' does not match port width (20) of module 'FitbitTracker' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:40]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrol' (4#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'out' does not match port width (20) of module 'displaycontrol' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-6157] synthesizing module 'Binary2BCD' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:44]
INFO: [Synth 8-6155] done synthesizing module 'Binary2BCD' (5#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_7seg' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/BCD_7seg.v:23]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/BCD_7seg.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BCD_7seg' (6#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/BCD_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (7#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1027.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seven[6]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[6]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[5]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[5]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[4]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[4]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[3]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[3]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[2]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[2]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[1]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[1]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[0]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven[0]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1053.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     4|
|2     |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.273 ; gain = 25.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1053.273 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.273 ; gain = 25.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 42 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1053.273 ; gain = 25.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 14:26:30 2023...
