<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>FracNet</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>0.50</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.180</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>3622103</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>4852231</Worst-caseLatency>
<Best-caseRealTimeLatency>18.761 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>25.132 ms</Worst-caseRealTimeLatency>
<Interval-min>3622104</Interval-min>
<Interval-max>4852232</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>54</TripCount>
<Latency>63</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1>
<input_biconv_L>
<TripCount>784</TripCount>
<Latency>
<range>
<min>503328</min>
<max>1057616</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>642</min>
<max>1349</max>
</range>
</IterationLatency>
<input_biconv_L.1>
<TripCount>6</TripCount>
<Latency>
<range>
<min>594</min>
<max>1200</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>99</min>
<max>200</max>
</range>
</IterationLatency>
</input_biconv_L.1>
<input_biconv_L.2>
<TripCount>16</TripCount>
<Latency>17</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</input_biconv_L.2>
</input_biconv_L>
<Loop3>
<TripCount>16</TripCount>
<Latency>
<range>
<min>65824</min>
<max>108064</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4114</min>
<max>6754</max>
</range>
</IterationLatency>
<Loop3.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>4112</min>
<max>6752</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>257</min>
<max>422</max>
</range>
</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>2</TripCount>
<Latency>213704</Latency>
<IterationLatency>106852</IterationLatency>
<Loop4.1>
<TripCount>16</TripCount>
<Latency>106784</Latency>
<IterationLatency>6674</IterationLatency>
<Loop4.1.1>
<TripCount>16</TripCount>
<Latency>6672</Latency>
<IterationLatency>417</IterationLatency>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>2</TripCount>
<Latency>
<range>
<min>28072</min>
<max>49192</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>14036</min>
<max>24596</max>
</range>
</IterationLatency>
<Loop5.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>13968</min>
<max>24528</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1746</min>
<max>3066</max>
</range>
</IterationLatency>
<Loop5.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1744</min>
<max>3064</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>218</min>
<max>383</max>
</range>
</IterationLatency>
</Loop5.1.1>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>4</TripCount>
<Latency>107088</Latency>
<IterationLatency>26772</IterationLatency>
<Loop6.1>
<TripCount>8</TripCount>
<Latency>26704</Latency>
<IterationLatency>3338</IterationLatency>
<Loop6.1.1>
<TripCount>8</TripCount>
<Latency>3336</Latency>
<IterationLatency>417</IterationLatency>
</Loop6.1.1>
</Loop6.1>
</Loop6>
<Loop7>
<TripCount>4</TripCount>
<Latency>
<range>
<min>132432</min>
<max>216912</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>33108</min>
<max>54228</max>
</range>
</IterationLatency>
<Loop7.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>33040</min>
<max>54160</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4130</min>
<max>6770</max>
</range>
</IterationLatency>
<Loop7.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>4128</min>
<max>6768</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>516</min>
<max>846</max>
</range>
</IterationLatency>
<Loop7.1.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>376</min>
<max>706</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop7.1.1.1>
</Loop7.1.1>
</Loop7.1>
</Loop7>
<Loop8>
<TripCount>4</TripCount>
<Latency>214352</Latency>
<IterationLatency>53588</IterationLatency>
<Loop8.1>
<TripCount>8</TripCount>
<Latency>53520</Latency>
<IterationLatency>6690</IterationLatency>
<Loop8.1.1>
<TripCount>8</TripCount>
<Latency>6688</Latency>
<IterationLatency>836</IterationLatency>
<Loop8.1.1.1>
<TripCount>2</TripCount>
<Latency>696</Latency>
<IterationLatency>348</IterationLatency>
</Loop8.1.1.1>
</Loop8.1.1>
</Loop8.1>
</Loop8>
<Loop9>
<TripCount>4</TripCount>
<Latency>
<range>
<min>30832</min>
<max>51952</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7708</min>
<max>12988</max>
</range>
</IterationLatency>
<Loop9.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>7640</min>
<max>12920</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1910</min>
<max>3230</max>
</range>
</IterationLatency>
<Loop9.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>1908</min>
<max>3228</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>477</min>
<max>807</max>
</range>
</IterationLatency>
<Loop9.1.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>376</min>
<max>706</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop9.1.1.1>
</Loop9.1.1>
</Loop9.1>
</Loop9>
<Loop10>
<TripCount>8</TripCount>
<Latency>107616</Latency>
<IterationLatency>13452</IterationLatency>
<Loop10.1>
<TripCount>4</TripCount>
<Latency>13384</Latency>
<IterationLatency>3346</IterationLatency>
<Loop10.1.1>
<TripCount>4</TripCount>
<Latency>3344</Latency>
<IterationLatency>836</IterationLatency>
<Loop10.1.1.1>
<TripCount>2</TripCount>
<Latency>696</Latency>
<IterationLatency>348</IterationLatency>
</Loop10.1.1.1>
</Loop10.1.1>
</Loop10.1>
</Loop10>
<Loop11>
<TripCount>8</TripCount>
<Latency>
<range>
<min>114784</min>
<max>199264</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>14348</min>
<max>24908</max>
</range>
</IterationLatency>
<Loop11.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>14280</min>
<max>24840</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3570</min>
<max>6210</max>
</range>
</IterationLatency>
<Loop11.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>3568</min>
<max>6208</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>892</min>
<max>1552</max>
</range>
</IterationLatency>
<Loop11.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>752</min>
<max>1412</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop11.1.1.1>
</Loop11.1.1>
</Loop11.1>
</Loop11>
<Loop12>
<TripCount>8</TripCount>
<Latency>196704</Latency>
<IterationLatency>24588</IterationLatency>
<Loop12.1>
<TripCount>4</TripCount>
<Latency>24520</Latency>
<IterationLatency>6130</IterationLatency>
<Loop12.1.1>
<TripCount>4</TripCount>
<Latency>6128</Latency>
<IterationLatency>1532</IterationLatency>
<Loop12.1.1.1>
<TripCount>4</TripCount>
<Latency>1392</Latency>
<IterationLatency>348</IterationLatency>
</Loop12.1.1.1>
</Loop12.1.1>
</Loop12.1>
</Loop12>
<Loop13>
<TripCount>8</TripCount>
<Latency>
<range>
<min>27872</min>
<max>48992</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3484</min>
<max>6124</max>
</range>
</IterationLatency>
<Loop13.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3416</min>
<max>6056</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1708</min>
<max>3028</max>
</range>
</IterationLatency>
<Loop13.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>1706</min>
<max>3026</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>853</min>
<max>1513</max>
</range>
</IterationLatency>
<Loop13.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>752</min>
<max>1412</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop13.1.1.1>
</Loop13.1.1>
</Loop13.1>
</Loop13>
<Loop14>
<TripCount>16</TripCount>
<Latency>99200</Latency>
<IterationLatency>6200</IterationLatency>
<Loop14.1>
<TripCount>2</TripCount>
<Latency>6132</Latency>
<IterationLatency>3066</IterationLatency>
<Loop14.1.1>
<TripCount>2</TripCount>
<Latency>3064</Latency>
<IterationLatency>1532</IterationLatency>
<Loop14.1.1.1>
<TripCount>4</TripCount>
<Latency>1392</Latency>
<IterationLatency>348</IterationLatency>
</Loop14.1.1.1>
</Loop14.1.1>
</Loop14.1>
</Loop14>
<Loop15>
<TripCount>8</TripCount>
<Latency>
<range>
<min>29120</min>
<max>50240</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3640</min>
<max>6280</max>
</range>
</IterationLatency>
<Loop15.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3572</min>
<max>6212</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1786</min>
<max>3106</max>
</range>
</IterationLatency>
<Loop15.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>1784</min>
<max>3104</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>892</min>
<max>1552</max>
</range>
</IterationLatency>
<Loop15.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>752</min>
<max>1412</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop15.1.1.1>
</Loop15.1.1>
</Loop15.1>
</Loop15>
<Loop16>
<TripCount>16</TripCount>
<Latency>99200</Latency>
<IterationLatency>6200</IterationLatency>
<Loop16.1>
<TripCount>2</TripCount>
<Latency>6132</Latency>
<IterationLatency>3066</IterationLatency>
<Loop16.1.1>
<TripCount>2</TripCount>
<Latency>3064</Latency>
<IterationLatency>1532</IterationLatency>
<Loop16.1.1.1>
<TripCount>4</TripCount>
<Latency>1392</Latency>
<IterationLatency>348</IterationLatency>
</Loop16.1.1.1>
</Loop16.1.1>
</Loop16.1>
</Loop16>
<Loop17>
<TripCount>8</TripCount>
<Latency>
<range>
<min>29120</min>
<max>50240</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3640</min>
<max>6280</max>
</range>
</IterationLatency>
<Loop17.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3572</min>
<max>6212</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1786</min>
<max>3106</max>
</range>
</IterationLatency>
<Loop17.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>1784</min>
<max>3104</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>892</min>
<max>1552</max>
</range>
</IterationLatency>
<Loop17.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>752</min>
<max>1412</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop17.1.1.1>
</Loop17.1.1>
</Loop17.1>
</Loop17>
<Loop18>
<TripCount>16</TripCount>
<Latency>99200</Latency>
<IterationLatency>6200</IterationLatency>
<Loop18.1>
<TripCount>2</TripCount>
<Latency>6132</Latency>
<IterationLatency>3066</IterationLatency>
<Loop18.1.1>
<TripCount>2</TripCount>
<Latency>3064</Latency>
<IterationLatency>1532</IterationLatency>
<Loop18.1.1.1>
<TripCount>4</TripCount>
<Latency>1392</Latency>
<IterationLatency>348</IterationLatency>
</Loop18.1.1.1>
</Loop18.1.1>
</Loop18.1>
</Loop18>
<Loop19>
<TripCount>16</TripCount>
<Latency>
<range>
<min>106368</min>
<max>190848</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6648</min>
<max>11928</max>
</range>
</IterationLatency>
<Loop19.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6580</min>
<max>11860</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3290</min>
<max>5930</max>
</range>
</IterationLatency>
<Loop19.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3288</min>
<max>5928</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1644</min>
<max>2964</max>
</range>
</IterationLatency>
<Loop19.1.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1504</min>
<max>2824</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop19.1.1.1>
</Loop19.1.1>
</Loop19.1>
</Loop19>
<Loop20>
<TripCount>16</TripCount>
<Latency>188288</Latency>
<IterationLatency>11768</IterationLatency>
<Loop20.1>
<TripCount>2</TripCount>
<Latency>11700</Latency>
<IterationLatency>5850</IterationLatency>
<Loop20.1.1>
<TripCount>2</TripCount>
<Latency>5848</Latency>
<IterationLatency>2924</IterationLatency>
<Loop20.1.1.1>
<TripCount>8</TripCount>
<Latency>2784</Latency>
<IterationLatency>348</IterationLatency>
</Loop20.1.1.1>
</Loop20.1.1>
</Loop20.1>
</Loop20>
<Loop21>
<TripCount>16</TripCount>
<Latency>
<range>
<min>106368</min>
<max>190848</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6648</min>
<max>11928</max>
</range>
</IterationLatency>
<Loop21.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6580</min>
<max>11860</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3290</min>
<max>5930</max>
</range>
</IterationLatency>
<Loop21.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3288</min>
<max>5928</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1644</min>
<max>2964</max>
</range>
</IterationLatency>
<Loop21.1.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1504</min>
<max>2824</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop21.1.1.1>
</Loop21.1.1>
</Loop21.1>
</Loop21>
<Loop22>
<TripCount>16</TripCount>
<Latency>188288</Latency>
<IterationLatency>11768</IterationLatency>
<Loop22.1>
<TripCount>2</TripCount>
<Latency>11700</Latency>
<IterationLatency>5850</IterationLatency>
<Loop22.1.1>
<TripCount>2</TripCount>
<Latency>5848</Latency>
<IterationLatency>2924</IterationLatency>
<Loop22.1.1.1>
<TripCount>8</TripCount>
<Latency>2784</Latency>
<IterationLatency>348</IterationLatency>
</Loop22.1.1.1>
</Loop22.1.1>
</Loop22.1>
</Loop22>
<Loop23>
<TripCount>16</TripCount>
<Latency>
<range>
<min>106368</min>
<max>190848</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6648</min>
<max>11928</max>
</range>
</IterationLatency>
<Loop23.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6580</min>
<max>11860</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3290</min>
<max>5930</max>
</range>
</IterationLatency>
<Loop23.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3288</min>
<max>5928</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1644</min>
<max>2964</max>
</range>
</IterationLatency>
<Loop23.1.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1504</min>
<max>2824</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop23.1.1.1>
</Loop23.1.1>
</Loop23.1>
</Loop23>
<Loop24>
<TripCount>16</TripCount>
<Latency>188288</Latency>
<IterationLatency>11768</IterationLatency>
<Loop24.1>
<TripCount>2</TripCount>
<Latency>11700</Latency>
<IterationLatency>5850</IterationLatency>
<Loop24.1.1>
<TripCount>2</TripCount>
<Latency>5848</Latency>
<IterationLatency>2924</IterationLatency>
<Loop24.1.1.1>
<TripCount>8</TripCount>
<Latency>2784</Latency>
<IterationLatency>348</IterationLatency>
</Loop24.1.1.1>
</Loop24.1.1>
</Loop24.1>
</Loop24>
<Loop25>
<TripCount>16</TripCount>
<Latency>
<range>
<min>25680</min>
<max>46800</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1605</min>
<max>2925</max>
</range>
</IterationLatency>
<Loop25.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1504</min>
<max>2824</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop25.1>
</Loop25>
<Loop26>
<TripCount>32</TripCount>
<Latency>92320</Latency>
<IterationLatency>2885</IterationLatency>
<Loop26.1>
<TripCount>8</TripCount>
<Latency>2784</Latency>
<IterationLatency>348</IterationLatency>
</Loop26.1>
</Loop26>
<Loop27>
<TripCount>32</TripCount>
<Latency>
<range>
<min>100736</min>
<max>185216</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3148</min>
<max>5788</max>
</range>
</IterationLatency>
<Loop27.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3008</min>
<max>5648</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>188</min>
<max>353</max>
</range>
</IterationLatency>
</Loop27.1>
</Loop27>
<Loop28>
<TripCount>32</TripCount>
<Latency>182656</Latency>
<IterationLatency>5708</IterationLatency>
<Loop28.1>
<TripCount>16</TripCount>
<Latency>5568</Latency>
<IterationLatency>348</IterationLatency>
</Loop28.1>
</Loop28>
<avgpool>
<TripCount>16</TripCount>
<Latency>10832</Latency>
<IterationLatency>677</IterationLatency>
<avgpool.1>
<TripCount>7</TripCount>
<Latency>7</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</avgpool.1>
</avgpool>
<classifier_L>
<TripCount>1600</TripCount>
<Latency>227200</Latency>
<IterationLatency>142</IterationLatency>
<classifier_L.1>
<TripCount>20</TripCount>
<Latency>29</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</classifier_L.1>
<classifier_L.2>
<TripCount>10</TripCount>
<Latency>21</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>13</PipelineDepth>
</classifier_L.2>
</classifier_L>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>237</BRAM_18K>
<DSP48E>120</DSP48E>
<FF>92813</FF>
<LUT>176171</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_AXILiteS_AWVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWADDR</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WDATA</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WSTRB</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARADDR</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RDATA</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RRESP</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BRESP</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWADDR</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWLEN</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWSIZE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWBURST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWLOCK</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWCACHE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWPROT</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWQOS</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWREGION</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WDATA</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WSTRB</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WLAST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARADDR</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARLEN</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARSIZE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARBURST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARLOCK</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARCACHE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARPROT</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARQOS</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARREGION</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RDATA</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RLAST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RRESP</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BRESP</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WSTRB</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WSTRB</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WSTRB</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
