// Seed: 3316037610
module module_0;
  assign id_1 = 1'b0 ? (1) : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1'd0 or id_5) begin : LABEL_0
    id_6 <= 1;
  end
  wire id_8;
  module_0 modCall_1 ();
  assign id_6 = 1;
  wire id_9;
endmodule
