Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 15:00:25 2019
| Host         : EmbSys18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 116 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.195        0.000                      0                  160        0.089        0.000                      0                  160        1.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         30.294        0.000                      0                  121        0.179        0.000                      0                  121       19.500        0.000                       0                    83  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.643        0.000                      0                   39        0.209        0.000                      0                   39        1.500        0.000                       0                    37  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.296        0.000                      0                  121        0.179        0.000                      0                  121       19.500        0.000                       0                    83  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.643        0.000                      0                   39        0.209        0.000                      0                   39        1.500        0.000                       0                    37  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         30.294        0.000                      0                  121        0.089        0.000                      0                  121  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.195        0.000                      0                   30        0.118        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.197        0.000                      0                   30        0.120        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.643        0.000                      0                   39        0.146        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.294        0.000                      0                  121        0.089        0.000                      0                  121  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.195        0.000                      0                   30        0.118        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.643        0.000                      0                   39        0.146        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.197        0.000                      0                   30        0.120        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.294ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.066ns (21.565%)  route 7.514ns (78.435%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.963     8.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT6 (Prop_lut6_I2_O)        0.326     8.912 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.912    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 30.294    

Slack (MET) :             30.443ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.388ns (25.211%)  route 7.084ns (74.789%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT3 (Prop_lut3_I0_O)        0.326     8.799 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.799    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.029    39.242    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 30.443    

Slack (MET) :             30.456ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.388ns (25.241%)  route 7.073ns (74.759%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.637     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I5_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.031    39.244    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.456    

Slack (MET) :             30.463ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 2.414ns (25.416%)  route 7.084ns (74.584%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I0_O)        0.352     8.825 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.825    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.075    39.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.288    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 30.463    

Slack (MET) :             30.695ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.066ns (22.507%)  route 7.113ns (77.493%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT3 (Prop_lut3_I2_O)        0.326     8.511 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.511    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                 30.695    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.061ns (22.465%)  route 7.113ns (77.535%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT5 (Prop_lut5_I0_O)        0.321     8.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.506    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.075    39.250    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.250    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             31.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.060ns (24.807%)  route 6.244ns (75.193%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.647     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.150     7.165 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.466     7.631    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)       -0.301    38.913    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 31.282    

Slack (MET) :             31.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.034ns (24.307%)  route 6.334ns (75.693%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.872     7.240    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.124     7.364 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.331     7.695    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X109Y118       FDSE (Setup_fdse_C_D)       -0.061    39.153    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.153    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 31.458    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.029ns (24.913%)  route 6.115ns (75.087%))
  Logic Levels:           7  (LUT2=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.320     6.688    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.119     6.807 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.665     7.471    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.275    38.938    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.608ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 1.714ns (20.737%)  route 6.551ns (79.263%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.124     7.597 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1_n_0
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.850    38.681    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)        0.029    39.205    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.205    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 31.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.108    -0.277    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I3_O)        0.048    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.105    -0.408    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.092    -0.421    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.147    -0.234    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y119       LUT2 (Prop_lut2_I0_O)        0.045    -0.189 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.189    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X108Y119       FDRE (Hold_fdre_C_D)         0.120    -0.389    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.254    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y125       LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.209    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.422    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.139    -0.222    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.177 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.392    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.082    -0.316    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X113Y125       LUT6 (Prop_lut6_I3_O)        0.099    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.092    -0.434    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          0.086    -0.305    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.099    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.986    -0.754    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.235    -0.519    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.091    -0.428    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.142    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.421    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.212    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.404    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X106Y116       LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X106Y116       FDRE (Hold_fdre_C_D)         0.092    -0.414    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y118   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y116   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.580ns (31.194%)  route 1.279ns (68.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.189 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.031     3.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.233    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.239%)  route 1.277ns (68.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.029     3.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.231    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.608ns (32.215%)  route 1.279ns (67.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.217 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.217    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.608ns (32.261%)  route 1.277ns (67.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.255%)  route 1.113ns (65.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.409     1.023    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.627     3.308    
                         clock uncertainty           -0.063     3.244    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)       -0.067     3.177    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.799ns (45.305%)  route 0.965ns (54.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.478    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.965     0.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[5]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.321     1.091 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.091    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.048    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131    -0.376    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.183ns (52.772%)  route 0.164ns (47.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.164    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.235    -0.520    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.247ns (63.259%)  route 0.143ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDRE (Prop_fdre_C_Q)         0.148    -0.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X108Y116       LUT3 (Prop_lut3_I2_O)        0.099    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.237    -0.519    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.388    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.250ns (63.897%)  route 0.141ns (36.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.141    -0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I2_O)        0.102    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131    -0.389    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.519%)  route 0.221ns (54.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT2 (Prop_lut2_I0_O)        0.044    -0.114 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.374    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.043    -0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.042    -0.142 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.653%)  route 0.221ns (54.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT3 (Prop_lut3_I1_O)        0.045    -0.113 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.121    -0.384    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.762%)  route 0.203ns (47.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.099    -0.090 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.120    -0.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.092    -0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y116   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.296ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.066ns (21.565%)  route 7.514ns (78.435%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.963     8.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT6 (Prop_lut6_I2_O)        0.326     8.912 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.912    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.208    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 30.296    

Slack (MET) :             30.445ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.388ns (25.211%)  route 7.084ns (74.789%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT3 (Prop_lut3_I0_O)        0.326     8.799 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.799    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.088    39.215    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.029    39.244    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 30.445    

Slack (MET) :             30.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.388ns (25.241%)  route 7.073ns (74.759%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.637     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I5_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.088    39.215    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.031    39.246    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.246    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.458    

Slack (MET) :             30.465ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 2.414ns (25.416%)  route 7.084ns (74.584%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I0_O)        0.352     8.825 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.825    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.088    39.215    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.075    39.290    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.290    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 30.465    

Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.066ns (22.507%)  route 7.113ns (77.493%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT3 (Prop_lut3_I2_O)        0.326     8.511 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.511    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.208    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.746ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.061ns (22.465%)  route 7.113ns (77.535%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT5 (Prop_lut5_I0_O)        0.321     8.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.506    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.075    39.252    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 30.746    

Slack (MET) :             31.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.060ns (24.807%)  route 6.244ns (75.193%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.647     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.150     7.165 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.466     7.631    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.088    39.216    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)       -0.301    38.915    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 31.284    

Slack (MET) :             31.460ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.034ns (24.307%)  route 6.334ns (75.693%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.872     7.240    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.124     7.364 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.331     7.695    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.088    39.216    
    SLICE_X109Y118       FDSE (Setup_fdse_C_D)       -0.061    39.155    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 31.460    

Slack (MET) :             31.469ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.029ns (24.913%)  route 6.115ns (75.087%))
  Logic Levels:           7  (LUT2=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.320     6.688    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.119     6.807 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.665     7.471    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.088    39.215    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.275    38.940    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 31.469    

Slack (MET) :             31.610ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 1.714ns (20.737%)  route 6.551ns (79.263%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.124     7.597 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1_n_0
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.850    38.681    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)        0.029    39.207    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.207    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 31.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.108    -0.277    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I3_O)        0.048    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.105    -0.408    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.092    -0.421    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.147    -0.234    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y119       LUT2 (Prop_lut2_I0_O)        0.045    -0.189 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.189    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X108Y119       FDRE (Hold_fdre_C_D)         0.120    -0.389    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.254    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y125       LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.209    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.422    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.139    -0.222    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.177 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.392    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.082    -0.316    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X113Y125       LUT6 (Prop_lut6_I3_O)        0.099    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.092    -0.434    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          0.086    -0.305    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.099    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.986    -0.754    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.235    -0.519    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.091    -0.428    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.142    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.421    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.212    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.404    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X106Y116       LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X106Y116       FDRE (Hold_fdre_C_D)         0.092    -0.414    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y125   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y118   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y116   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116   Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.267    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.838    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.267    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.838    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.267    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.838    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.267    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.838    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.580ns (31.194%)  route 1.279ns (68.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.189 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.203    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.031     3.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.234    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.239%)  route 1.277ns (68.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.203    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.029     3.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.232    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.608ns (32.215%)  route 1.279ns (67.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.217 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.217    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.203    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.278    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.278    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.608ns (32.261%)  route 1.277ns (67.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.203    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.278    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.278    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.255%)  route 1.113ns (65.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.409     1.023    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.627     3.308    
                         clock uncertainty           -0.063     3.245    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)       -0.067     3.178    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.178    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.799ns (45.305%)  route 0.965ns (54.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.478    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.965     0.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[5]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.321     1.091 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.091    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.203    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.278    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          3.278    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  2.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.048    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131    -0.376    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.183ns (52.772%)  route 0.164ns (47.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.164    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.235    -0.520    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.247ns (63.259%)  route 0.143ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDRE (Prop_fdre_C_Q)         0.148    -0.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X108Y116       LUT3 (Prop_lut3_I2_O)        0.099    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.237    -0.519    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.388    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.250ns (63.897%)  route 0.141ns (36.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.141    -0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I2_O)        0.102    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131    -0.389    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.519%)  route 0.221ns (54.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT2 (Prop_lut2_I0_O)        0.044    -0.114 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.374    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.043    -0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.042    -0.142 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.653%)  route 0.221ns (54.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT3 (Prop_lut3_I1_O)        0.045    -0.113 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.121    -0.384    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.762%)  route 0.203ns (47.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.099    -0.090 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.120    -0.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.520    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.092    -0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y116   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y117   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y118   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.294ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.066ns (21.565%)  route 7.514ns (78.435%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.963     8.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT6 (Prop_lut6_I2_O)        0.326     8.912 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.912    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 30.294    

Slack (MET) :             30.443ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.388ns (25.211%)  route 7.084ns (74.789%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT3 (Prop_lut3_I0_O)        0.326     8.799 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.799    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.029    39.242    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 30.443    

Slack (MET) :             30.456ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.388ns (25.241%)  route 7.073ns (74.759%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.637     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I5_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.031    39.244    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.456    

Slack (MET) :             30.463ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 2.414ns (25.416%)  route 7.084ns (74.584%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I0_O)        0.352     8.825 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.825    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.075    39.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.288    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 30.463    

Slack (MET) :             30.695ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.066ns (22.507%)  route 7.113ns (77.493%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT3 (Prop_lut3_I2_O)        0.326     8.511 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.511    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                 30.695    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.061ns (22.465%)  route 7.113ns (77.535%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT5 (Prop_lut5_I0_O)        0.321     8.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.506    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.075    39.250    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.250    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             31.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.060ns (24.807%)  route 6.244ns (75.193%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.647     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.150     7.165 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.466     7.631    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)       -0.301    38.913    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 31.282    

Slack (MET) :             31.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.034ns (24.307%)  route 6.334ns (75.693%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.872     7.240    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.124     7.364 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.331     7.695    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X109Y118       FDSE (Setup_fdse_C_D)       -0.061    39.153    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.153    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 31.458    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.029ns (24.913%)  route 6.115ns (75.087%))
  Logic Levels:           7  (LUT2=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.320     6.688    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.119     6.807 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.665     7.471    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.275    38.938    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.608ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 1.714ns (20.737%)  route 6.551ns (79.263%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.124     7.597 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1_n_0
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.850    38.681    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)        0.029    39.205    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.205    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 31.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.108    -0.277    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I3_O)        0.048    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.105    -0.318    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.092    -0.331    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.147    -0.234    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y119       LUT2 (Prop_lut2_I0_O)        0.045    -0.189 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.189    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X108Y119       FDRE (Hold_fdre_C_D)         0.120    -0.299    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.254    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y125       LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.209    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.332    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.139    -0.222    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.177 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.302    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.082    -0.316    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X113Y125       LUT6 (Prop_lut6_I3_O)        0.099    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.090    -0.436    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.092    -0.344    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          0.086    -0.305    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.099    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.986    -0.754    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.235    -0.519    
                         clock uncertainty            0.090    -0.429    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.091    -0.338    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.142    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.331    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.212    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X106Y116       LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.090    -0.416    
    SLICE_X106Y116       FDRE (Hold_fdre_C_D)         0.092    -0.324    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.715ns (31.427%)  route 1.560ns (68.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.419    -0.253 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.560     1.307    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y117       LUT2 (Prop_lut2_I1_O)        0.296     1.603 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.603    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.079     2.798    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.566%)  route 1.689ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.689     1.476    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.077     2.796    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.580ns (25.593%)  route 1.686ns (74.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.049    -0.667    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.686     1.475    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.599 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.599    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.077     2.797    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.740ns (32.259%)  route 1.554ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.419    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.554     1.304    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y116       LUT2 (Prop_lut2_I1_O)        0.321     1.625 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.625    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.118     2.838    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.574ns (26.943%)  route 1.556ns (73.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.556     1.340    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.118     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     2.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.795    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.745ns (34.656%)  route 1.405ns (65.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDSE (Prop_fdse_C_Q)         0.419    -0.251 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.405     1.153    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.326     1.479 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.479    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.606ns (28.762%)  route 1.501ns (71.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.501     1.285    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.150     1.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.435    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.075     2.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.795    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.204%)  route 1.476ns (71.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.476     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.124     1.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.388    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.031     2.751    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.751    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.606ns (28.442%)  route 1.525ns (71.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.525     1.308    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.150     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.883%)  route 1.500ns (72.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.500     1.287    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.411 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.079     2.799    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.818%)  route 0.542ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.542     0.186    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.091     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.778%)  route 0.565ns (75.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.565     0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.091     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.190ns (23.920%)  route 0.604ns (76.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.049     0.274 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.210     0.020    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.451%)  route 0.575ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.575     0.195    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.114    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.045     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.210     0.021    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.185ns (23.172%)  route 0.613ns (76.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.613     0.233    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y118       LUT3 (Prop_lut3_I0_O)        0.044     0.277 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.210     0.019    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.225ns (28.968%)  route 0.552ns (71.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.552     0.161    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.097     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107     0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.246ns (31.624%)  route 0.532ns (68.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.532     0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.107     0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.187ns (23.369%)  route 0.613ns (76.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.613     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.046     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.210     0.020    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.188ns (23.494%)  route 0.612ns (76.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.047     0.281 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.210     0.021    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.715ns (31.427%)  route 1.560ns (68.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.419    -0.253 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.560     1.307    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y117       LUT2 (Prop_lut2_I1_O)        0.296     1.603 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.603    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.079     2.800    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.566%)  route 1.689ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.689     1.476    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.077     2.798    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.580ns (25.593%)  route 1.686ns (74.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.049    -0.667    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.686     1.475    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.599 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.599    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.077     2.799    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.740ns (32.259%)  route 1.554ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.419    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.554     1.304    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y116       LUT2 (Prop_lut2_I1_O)        0.321     1.625 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.625    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.118     2.840    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.840    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.574ns (26.943%)  route 1.556ns (73.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.556     1.340    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.118     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     2.797    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.745ns (34.656%)  route 1.405ns (65.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDSE (Prop_fdse_C_Q)         0.419    -0.251 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.405     1.153    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.326     1.479 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.479    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.839    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.606ns (28.762%)  route 1.501ns (71.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.501     1.285    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.150     1.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.435    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.075     2.797    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.204%)  route 1.476ns (71.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.476     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.124     1.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.388    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.031     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.606ns (28.442%)  route 1.525ns (71.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.525     1.308    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.150     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.839    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.883%)  route 1.500ns (72.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.500     1.287    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.411 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.079     2.801    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.818%)  route 0.542ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.542     0.186    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.091     0.111    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.778%)  route 0.565ns (75.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.565     0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.091     0.111    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.190ns (23.920%)  route 0.604ns (76.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.049     0.274 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.208     0.018    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.451%)  route 0.575ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.575     0.195    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.045     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.208     0.019    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.185ns (23.172%)  route 0.613ns (76.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.613     0.233    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y118       LUT3 (Prop_lut3_I0_O)        0.044     0.277 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.208     0.017    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.225ns (28.968%)  route 0.552ns (71.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.552     0.161    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.097     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107     0.127    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.246ns (31.624%)  route 0.532ns (68.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.532     0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.107     0.127    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.187ns (23.369%)  route 0.613ns (76.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.613     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.046     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.208     0.018    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.188ns (23.494%)  route 0.612ns (76.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.047     0.281 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.208     0.019    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.580ns (31.194%)  route 1.279ns (68.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.189 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.031     3.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.233    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.239%)  route 1.277ns (68.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.029     3.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.231    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.608ns (32.215%)  route 1.279ns (67.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.217 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.217    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.608ns (32.261%)  route 1.277ns (67.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.255%)  route 1.113ns (65.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.409     1.023    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.627     3.308    
                         clock uncertainty           -0.063     3.244    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)       -0.067     3.177    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.799ns (45.305%)  route 0.965ns (54.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.478    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.965     0.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[5]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.321     1.091 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.091    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.048    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.063    -0.444    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131    -0.313    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.183ns (52.772%)  route 0.164ns (47.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.164    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.235    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107    -0.350    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.247ns (63.259%)  route 0.143ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDRE (Prop_fdre_C_Q)         0.148    -0.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X108Y116       LUT3 (Prop_lut3_I2_O)        0.099    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.237    -0.519    
                         clock uncertainty            0.063    -0.456    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.325    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.250ns (63.897%)  route 0.141ns (36.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.141    -0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I2_O)        0.102    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.519%)  route 0.221ns (54.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT2 (Prop_lut2_I0_O)        0.044    -0.114 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.063    -0.442    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.311    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.043    -0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.350    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.042    -0.142 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.350    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.653%)  route 0.221ns (54.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT3 (Prop_lut3_I1_O)        0.045    -0.113 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.063    -0.442    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.121    -0.321    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.762%)  route 0.203ns (47.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.099    -0.090 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.063    -0.424    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.120    -0.304    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.092    -0.365    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.294ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.066ns (21.565%)  route 7.514ns (78.435%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.963     8.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT6 (Prop_lut6_I2_O)        0.326     8.912 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.912    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 30.294    

Slack (MET) :             30.443ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.388ns (25.211%)  route 7.084ns (74.789%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT3 (Prop_lut3_I0_O)        0.326     8.799 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.799    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.029    39.242    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 30.443    

Slack (MET) :             30.456ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.388ns (25.241%)  route 7.073ns (74.759%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.637     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I5_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.031    39.244    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.456    

Slack (MET) :             30.463ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 2.414ns (25.416%)  route 7.084ns (74.584%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.305     7.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y120       LUT5 (Prop_lut5_I0_O)        0.152     7.824 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.648     8.473    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I0_O)        0.352     8.825 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.825    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y120       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)        0.075    39.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.288    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 30.463    

Slack (MET) :             30.695ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.066ns (22.507%)  route 7.113ns (77.493%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT3 (Prop_lut3_I2_O)        0.326     8.511 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.511    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.031    39.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.206    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                 30.695    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.061ns (22.465%)  route 7.113ns (77.535%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT5 (Prop_lut5_I1_O)        0.150     7.623 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.562     8.185    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y117       LUT5 (Prop_lut5_I0_O)        0.321     8.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.506    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.849    38.680    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.075    39.250    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.250    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             31.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.060ns (24.807%)  route 6.244ns (75.193%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.647     7.015    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.150     7.165 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.466     7.631    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)       -0.301    38.913    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 31.282    

Slack (MET) :             31.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.034ns (24.307%)  route 6.334ns (75.693%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.872     7.240    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.124     7.364 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.331     7.695    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.847    38.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.625    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X109Y118       FDSE (Setup_fdse_C_D)       -0.061    39.153    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.153    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 31.458    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.029ns (24.913%)  route 6.115ns (75.087%))
  Logic Levels:           7  (LUT2=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.043    -0.673    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.456    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          1.265     1.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X108Y120       LUT3 (Prop_lut3_I2_O)        0.152     1.200 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.286     1.486    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.348     1.834 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.162     2.996    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y118       LUT3 (Prop_lut3_I0_O)        0.152     3.148 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.989     4.137    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.326     4.463 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.585     5.048    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y121       LUT2 (Prop_lut2_I1_O)        0.150     5.198 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.844     6.042    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I2_O)        0.326     6.368 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.320     6.688    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.119     6.807 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.665     7.471    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.625    39.303    
                         clock uncertainty           -0.090    39.213    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.275    38.938    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.608ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 1.714ns (20.737%)  route 6.551ns (79.263%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.419    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.034     0.785    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.299     1.084 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.951    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I0_O)        0.124     2.075 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.513     3.588    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.152     3.740 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.601     4.341    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.348     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.682     5.371    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y117       LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.122     6.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.740 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.733     7.473    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.124     7.597 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_1__1_n_0
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.850    38.681    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)        0.029    39.205    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.205    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 31.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.108    -0.277    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I3_O)        0.048    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.105    -0.318    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y124       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.092    -0.331    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.147    -0.234    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y119       LUT2 (Prop_lut2_I0_O)        0.045    -0.189 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.189    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.090    -0.419    
    SLICE_X108Y119       FDRE (Hold_fdre_C_D)         0.120    -0.299    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.254    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y125       LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.209    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.332    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/Q
                         net (fo=8, routed)           0.139    -0.222    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.177 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.302    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.082    -0.316    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X113Y125       LUT6 (Prop_lut6_I3_O)        0.099    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.090    -0.436    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.092    -0.344    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          0.086    -0.305    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y117       LUT6 (Prop_lut6_I1_O)        0.099    -0.206 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.986    -0.754    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.235    -0.519    
                         clock uncertainty            0.090    -0.429    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.091    -0.338    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.142    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.331    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.212    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X106Y116       LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.090    -0.416    
    SLICE_X106Y116       FDRE (Hold_fdre_C_D)         0.092    -0.324    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.715ns (31.427%)  route 1.560ns (68.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.419    -0.253 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.560     1.307    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y117       LUT2 (Prop_lut2_I1_O)        0.296     1.603 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.603    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.079     2.798    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.566%)  route 1.689ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.689     1.476    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.077     2.796    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.580ns (25.593%)  route 1.686ns (74.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.049    -0.667    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.686     1.475    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.599 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.599    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.077     2.797    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.740ns (32.259%)  route 1.554ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.419    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.554     1.304    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y116       LUT2 (Prop_lut2_I1_O)        0.321     1.625 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.625    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.118     2.838    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.574ns (26.943%)  route 1.556ns (73.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.556     1.340    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.118     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     2.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.795    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.745ns (34.656%)  route 1.405ns (65.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDSE (Prop_fdse_C_Q)         0.419    -0.251 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.405     1.153    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.326     1.479 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.479    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.606ns (28.762%)  route 1.501ns (71.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.501     1.285    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.150     1.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.435    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.075     2.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.795    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.204%)  route 1.476ns (71.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.476     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.124     1.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.388    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.031     2.751    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.751    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.606ns (28.442%)  route 1.525ns (71.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.525     1.308    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.150     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.210     2.719    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.883%)  route 1.500ns (72.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.500     1.287    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.411 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.210     2.720    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.079     2.799    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.818%)  route 0.542ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.542     0.186    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.091     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.778%)  route 0.565ns (75.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.565     0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.091     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.190ns (23.920%)  route 0.604ns (76.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.049     0.274 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.210     0.020    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.451%)  route 0.575ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.575     0.195    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.114    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.045     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.210     0.021    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.185ns (23.172%)  route 0.613ns (76.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.613     0.233    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y118       LUT3 (Prop_lut3_I0_O)        0.044     0.277 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.210     0.019    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.225ns (28.968%)  route 0.552ns (71.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.552     0.161    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.097     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107     0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.246ns (31.624%)  route 0.532ns (68.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.532     0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.210     0.022    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.107     0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.187ns (23.369%)  route 0.613ns (76.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.613     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.046     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.210     0.020    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.188ns (23.494%)  route 0.612ns (76.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.047     0.281 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.210     0.021    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.094%)  route 1.285ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.581     1.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.649     3.330    
                         clock uncertainty           -0.063     3.266    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429     2.837    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.837    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.580ns (31.194%)  route 1.279ns (68.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.189 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.031     3.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.233    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.239%)  route 1.277ns (68.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124     1.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.029     3.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.231    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.608ns (32.215%)  route 1.279ns (67.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.279     1.065    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.217 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.217    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.608ns (32.261%)  route 1.277ns (67.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.277     1.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.152     1.214 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.255%)  route 1.113ns (65.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.214 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.124     0.614 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.409     1.023    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.627     3.308    
                         clock uncertainty           -0.063     3.244    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)       -0.067     3.177    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.799ns (45.305%)  route 0.965ns (54.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.478    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.965     0.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[5]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.321     1.091 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.091    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.584     3.266    
                         clock uncertainty           -0.063     3.202    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     3.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          3.277    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.141    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.048    -0.167 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.063    -0.444    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131    -0.313    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.183ns (52.772%)  route 0.164ns (47.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.164    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X110Y118       LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.235    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107    -0.350    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.247ns (63.259%)  route 0.143ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDRE (Prop_fdre_C_Q)         0.148    -0.371 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.143    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X108Y116       LUT3 (Prop_lut3_I2_O)        0.099    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.237    -0.519    
                         clock uncertainty            0.063    -0.456    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.325    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.250ns (63.897%)  route 0.141ns (36.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.141    -0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I2_O)        0.102    -0.129 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.519%)  route 0.221ns (54.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT2 (Prop_lut2_I0_O)        0.044    -0.114 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.063    -0.442    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131    -0.311    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT4 (Prop_lut4_I1_O)        0.043    -0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.350    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.184    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.042    -0.142 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.107    -0.350    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.653%)  route 0.221ns (54.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.221    -0.158    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y116       LUT3 (Prop_lut3_I1_O)        0.045    -0.113 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.063    -0.442    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.121    -0.321    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.762%)  route 0.203ns (47.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.189    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[1]
    SLICE_X108Y118       LUT3 (Prop_lut3_I2_O)        0.099    -0.090 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.063    -0.424    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.120    -0.304    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X106Y117       LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.520    
                         clock uncertainty            0.063    -0.457    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.092    -0.365    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.715ns (31.427%)  route 1.560ns (68.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.419    -0.253 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.560     1.307    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y117       LUT2 (Prop_lut2_I1_O)        0.296     1.603 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.603    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.079     2.800    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.566%)  route 1.689ns (74.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.689     1.476    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.077     2.798    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.580ns (25.593%)  route 1.686ns (74.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.049    -0.667    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.211 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.686     1.475    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.599 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.599    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.077     2.799    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.740ns (32.259%)  route 1.554ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.419    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.554     1.304    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y116       LUT2 (Prop_lut2_I1_O)        0.321     1.625 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.625    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.118     2.840    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.840    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.574ns (26.943%)  route 1.556ns (73.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.556     1.340    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.118     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.075     2.797    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.745ns (34.656%)  route 1.405ns (65.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.046    -0.670    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDSE (Prop_fdse_C_Q)         0.419    -0.251 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.405     1.153    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.326     1.479 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.479    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.839    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.606ns (28.762%)  route 1.501ns (71.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.501     1.285    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.150     1.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.435    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.075     2.797    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.204%)  route 1.476ns (71.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.048    -0.668    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.476     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.124     1.388 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.388    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X111Y118       FDRE (Setup_fdre_C_D)        0.031     2.753    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.606ns (28.442%)  route 1.525ns (71.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 2.680 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDSE (Prop_fdse_C_Q)         0.456    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.525     1.308    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.150     1.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.849     2.680    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.249     2.929    
                         clock uncertainty           -0.208     2.721    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.118     2.839    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.883%)  route 1.500ns (72.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 2.681 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          2.047    -0.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.500     1.287    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.124     1.411 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.850     2.681    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.930    
                         clock uncertainty           -0.208     2.722    
    SLICE_X108Y116       FDRE (Setup_fdre_C_D)        0.079     2.801    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.818%)  route 0.542ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.542     0.186    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.091     0.111    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.778%)  route 0.565ns (75.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.565     0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.091     0.111    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.190ns (23.920%)  route 0.604ns (76.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.049     0.274 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.208     0.018    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.451%)  route 0.575ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.575     0.195    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.045     0.279 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.279    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.208     0.019    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.185ns (23.172%)  route 0.613ns (76.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.710    -0.521    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.613     0.233    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y118       LUT3 (Prop_lut3_I0_O)        0.044     0.277 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.191    
                         clock uncertainty            0.208     0.017    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.131     0.148    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.225ns (28.968%)  route 0.552ns (71.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.552     0.161    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y118       LUT3 (Prop_lut3_I0_O)        0.097     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.107     0.127    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.246ns (31.624%)  route 0.532ns (68.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.532     0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X111Y118       LUT3 (Prop_lut3_I0_O)        0.098     0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.985    -0.755    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y118       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.208     0.020    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.107     0.127    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.187ns (23.369%)  route 0.613ns (76.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.711    -0.520    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.613     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y117       LUT3 (Prop_lut3_I0_O)        0.046     0.280 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.983    -0.757    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y117       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.190    
                         clock uncertainty            0.208     0.018    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.131     0.149    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.188ns (23.494%)  route 0.612ns (76.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.712    -0.519    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y116       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.612     0.234    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y116       LUT3 (Prop_lut3_I0_O)        0.047     0.281 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.984    -0.756    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y116       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.189    
                         clock uncertainty            0.208     0.019    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.131     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    





