// Seed: 2251257258
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  tri0 id_3;
  wire id_4;
  wire id_5;
  assign id_3 = 1;
  assign id_2 = id_4;
  wire id_6;
endmodule
module module_1 (
    output wire id_0
    , id_2
);
  id_3(
      .id_0(1'b0), .id_1(1), .id_2(id_0), .id_3(~1), .id_4(1), .id_5(1)
  );
  wire id_4;
  module_0(
      id_4
  );
  assign id_0 = 1;
endmodule
