<stg><name>backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mux_case_09 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_09"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %mux_case_110 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_110"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_211 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_211"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_312 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_312"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_413 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_413"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_514 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_514"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_615 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_615"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_716 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_716"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %agg_result_7_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_7_0_local_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %agg_result_6_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_6_0_local_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %agg_result_5_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_5_0_local_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %agg_result_4_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_4_0_local_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %agg_result_3_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_3_0_local_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %agg_result_2_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_2_0_local_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %agg_result_1_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0_local_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %agg_result_0_0_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_0_0_local_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %mux_case_01_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_01_reload

]]></Node>
<StgValue><ssdm name="mux_case_01_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %mux_case_12_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_12_reload

]]></Node>
<StgValue><ssdm name="mux_case_12_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %mux_case_23_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_23_reload

]]></Node>
<StgValue><ssdm name="mux_case_23_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %mux_case_34_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_34_reload

]]></Node>
<StgValue><ssdm name="mux_case_34_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %mux_case_45_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_45_reload

]]></Node>
<StgValue><ssdm name="mux_case_45_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %mux_case_56_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_56_reload

]]></Node>
<StgValue><ssdm name="mux_case_56_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %mux_case_67_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_67_reload

]]></Node>
<StgValue><ssdm name="mux_case_67_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %mux_case_78_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_78_reload

]]></Node>
<StgValue><ssdm name="mux_case_78_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %add_i_915_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_915_reload

]]></Node>
<StgValue><ssdm name="add_i_915_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:26 %add_i_91_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_91_reload

]]></Node>
<StgValue><ssdm name="add_i_91_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %add_i_93_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_93_reload

]]></Node>
<StgValue><ssdm name="add_i_93_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %add_i_95_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_95_reload

]]></Node>
<StgValue><ssdm name="add_i_95_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %add_i_97_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_97_reload

]]></Node>
<StgValue><ssdm name="add_i_97_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %add_i_99_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_99_reload

]]></Node>
<StgValue><ssdm name="add_i_99_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %add_i_911_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_911_reload

]]></Node>
<StgValue><ssdm name="add_i_911_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %add_i_913_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_913_reload

]]></Node>
<StgValue><ssdm name="add_i_913_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i64 %add_i_913_reload_read, i64 %agg_result_0_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i64 %add_i_911_reload_read, i64 %agg_result_1_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i64 %add_i_99_reload_read, i64 %agg_result_2_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i64 %add_i_97_reload_read, i64 %agg_result_3_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i64 %add_i_95_reload_read, i64 %agg_result_4_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i64 %add_i_93_reload_read, i64 %agg_result_5_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i64 %add_i_91_reload_read, i64 %agg_result_6_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i64 %add_i_915_reload_read, i64 %agg_result_7_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i64 %mux_case_78_reload_read, i64 %mux_case_716

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i64 %mux_case_67_reload_read, i64 %mux_case_615

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i64 %mux_case_56_reload_read, i64 %mux_case_514

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i64 %mux_case_45_reload_read, i64 %mux_case_413

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i64 %mux_case_34_reload_read, i64 %mux_case_312

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i64 %mux_case_23_reload_read, i64 %mux_case_211

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i64 %mux_case_12_reload_read, i64 %mux_case_110

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i64 %mux_case_01_reload_read, i64 %mux_case_09

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:49 %store_ln284 = store i4 0, i4 %ii

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:50 %br_ln0 = br void %VITIS_LOOP_285_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4:0 %ii_1 = load i4 %ii

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_285_4:1 %icmp_ln284 = icmp_eq  i4 %ii_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_285_4:3 %br_ln284 = br i1 %icmp_ln284, void %VITIS_LOOP_285_4.split, void %for.end37.exitStub

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_285_4.split:8 %zext_ln284 = zext i4 %ii_1

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:13 %d_activation_0_addr = getelementptr i64 %d_activation_0, i64 0, i64 %zext_ln284

]]></Node>
<StgValue><ssdm name="d_activation_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_285_4.split:14 %d_activation_0_load = load i3 %d_activation_0_addr

]]></Node>
<StgValue><ssdm name="d_activation_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_285_4:2 %add_ln284 = add i4 %ii_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln284"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:0 %mux_case_09_load = load i64 %mux_case_09

]]></Node>
<StgValue><ssdm name="mux_case_09_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:1 %mux_case_110_load = load i64 %mux_case_110

]]></Node>
<StgValue><ssdm name="mux_case_110_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:2 %mux_case_211_load = load i64 %mux_case_211

]]></Node>
<StgValue><ssdm name="mux_case_211_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:3 %mux_case_312_load = load i64 %mux_case_312

]]></Node>
<StgValue><ssdm name="mux_case_312_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:4 %mux_case_413_load = load i64 %mux_case_413

]]></Node>
<StgValue><ssdm name="mux_case_413_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:5 %mux_case_514_load = load i64 %mux_case_514

]]></Node>
<StgValue><ssdm name="mux_case_514_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:6 %mux_case_615_load = load i64 %mux_case_615

]]></Node>
<StgValue><ssdm name="mux_case_615_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:7 %mux_case_716_load = load i64 %mux_case_716

]]></Node>
<StgValue><ssdm name="mux_case_716_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_285_4.split:9 %trunc_ln284 = trunc i4 %ii_1

]]></Node>
<StgValue><ssdm name="trunc_ln284"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_285_4.split:14 %d_activation_0_load = load i3 %d_activation_0_addr

]]></Node>
<StgValue><ssdm name="d_activation_0_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_285_4.split:15 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_09_load, i3 1, i64 %mux_case_110_load, i3 2, i64 %mux_case_211_load, i3 3, i64 %mux_case_312_load, i3 4, i64 %mux_case_413_load, i3 5, i64 %mux_case_514_load, i3 6, i64 %mux_case_615_load, i3 7, i64 %mux_case_716_load, i64 <undef>, i3 %trunc_ln284

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:16 %mul = dmul i64 %tmp_s, i64 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:17 %switch_ln286 = switch i3 %trunc_ln284, void %arrayidx.i.i5383.case.7, i3 0, void %VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge, i3 1, void %VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge20, i3 2, void %arrayidx.i.i5383.case.2, i3 3, void %arrayidx.i.i5383.case.3, i3 4, void %arrayidx.i.i5383.case.4, i3 5, void %arrayidx.i.i5383.case.5, i3 6, void %arrayidx.i.i5383.case.6

]]></Node>
<StgValue><ssdm name="switch_ln286"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:0 %agg_result_7_0_local_0_load = load i64 %agg_result_7_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_7_0_local_0_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:1 %agg_result_6_0_local_0_load = load i64 %agg_result_6_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_6_0_local_0_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:2 %agg_result_5_0_local_0_load = load i64 %agg_result_5_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_5_0_local_0_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:3 %agg_result_4_0_local_0_load = load i64 %agg_result_4_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_4_0_local_0_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:4 %agg_result_3_0_local_0_load = load i64 %agg_result_3_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_3_0_local_0_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:5 %agg_result_2_0_local_0_load = load i64 %agg_result_2_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_2_0_local_0_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:6 %agg_result_1_0_local_0_load = load i64 %agg_result_1_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_1_0_local_0_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end37.exitStub:7 %agg_result_0_0_local_0_load = load i64 %agg_result_0_0_local_0

]]></Node>
<StgValue><ssdm name="agg_result_0_0_local_0_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_0_0_local_0_out, i64 %agg_result_0_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_1_0_local_0_out, i64 %agg_result_1_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_2_0_local_0_out, i64 %agg_result_2_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_3_0_local_0_out, i64 %agg_result_3_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_4_0_local_0_out, i64 %agg_result_4_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_5_0_local_0_out, i64 %agg_result_5_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_6_0_local_0_out, i64 %agg_result_6_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_7_0_local_0_out, i64 %agg_result_7_0_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
for.end37.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:16 %mul = dmul i64 %tmp_s, i64 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:16 %mul = dmul i64 %tmp_s, i64 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.case.6:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.case.5:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.case.4:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.case.3:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.case.2:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge20:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
<literal name="trunc_ln284" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.case.7:2 %br_ln286 = br void %arrayidx.i.i5383.exit

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:16 %mul = dmul i64 %tmp_s, i64 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.exit:0 %store_ln284 = store i4 %add_ln284, i4 %ii

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i5383.exit:1 %br_ln284 = br void %VITIS_LOOP_285_4

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="94" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:16 %mul = dmul i64 %tmp_s, i64 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:10 %specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln284"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:11 %speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln284"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split:12 %specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln284"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_285_4.split:16 %mul = dmul i64 %tmp_s, i64 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i5383.case.6:0 %store_ln286 = store i64 %mul, i64 %agg_result_6_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.case.6:1 %store_ln286 = store i64 %mul, i64 %mux_case_615

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i5383.case.5:0 %store_ln286 = store i64 %mul, i64 %agg_result_5_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.case.5:1 %store_ln286 = store i64 %mul, i64 %mux_case_514

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i5383.case.4:0 %store_ln286 = store i64 %mul, i64 %agg_result_4_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.case.4:1 %store_ln286 = store i64 %mul, i64 %mux_case_413

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i5383.case.3:0 %store_ln286 = store i64 %mul, i64 %agg_result_3_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.case.3:1 %store_ln286 = store i64 %mul, i64 %mux_case_312

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i5383.case.2:0 %store_ln286 = store i64 %mul, i64 %agg_result_2_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.case.2:1 %store_ln286 = store i64 %mul, i64 %mux_case_211

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge20:0 %store_ln286 = store i64 %mul, i64 %agg_result_1_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge20:1 %store_ln286 = store i64 %mul, i64 %mux_case_110

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge:0 %store_ln286 = store i64 %mul, i64 %agg_result_0_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_285_4.split.arrayidx.i.i5383.exit_crit_edge:1 %store_ln286 = store i64 %mul, i64 %mux_case_09

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i5383.case.7:0 %store_ln286 = store i64 %mul, i64 %agg_result_7_0_local_0

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln284" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i5383.case.7:1 %store_ln286 = store i64 %mul, i64 %mux_case_716

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
