<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_AXI_3stage_BTI_RO2_0_3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">7</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_3stage_BTI_Pavi_RO2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 14 07:28:41 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f696d746</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f696d746</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_AXI_3stage_BTI_RO2_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 14 20:31:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f696d746</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_3stage_BTI_Pavi_RO2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 14 07:28:41 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0e64f2a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_AXI_3stage_BTI_RO2_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 14 20:31:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0e64f2a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 14 20:37:07 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f696d746</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>En</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_oscillators</spirit:name>
        <spirit:displayName>Num Oscillators</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_oscillators">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/src/LUT6_NAND.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/src/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/src/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_AXI_3stage_BTI_RO2_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/src/LUT6_NAND.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/src/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/src/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_AXI_3stage_BTI_RO2_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_AXI_3stage_BTI_RO2_0_3.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI_3stage_BTI_RO2_0_3_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI_3stage_BTI_RO2_0_3_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI_3stage_BTI_RO2_0_3_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI_3stage_BTI_RO2_0_3_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>RO2 with 3 stage inverter and an iNand gate</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_AXI_3stage_BTI_RO2_0_3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_oscillators</spirit:name>
      <spirit:displayName>Num Oscillators</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_oscillators">20</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI_3stage_BTI_RO2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c793c93_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b44a50c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aba0b2d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed5d6e1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2403529e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f3d9ba_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec127ed_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a5988b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1c1faf_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcd8031_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1354a03d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e497de_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2150a89a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6200eca2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fdebe2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443279fe_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebde8fe_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eef004e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3defcd6b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5749b14c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aaee29_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f6f24e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6403b5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7983fad1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faa801c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750db052_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c7a18a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c3e371_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b7b5e1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf8706_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78975386_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14277330_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238d36d6_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a1d3a8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c343408_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274c24b7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111f3afa_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbcf21d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56819cf7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c47fc4a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da98006_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555a107d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8fc8ff_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cfa510_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656caa5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f002c1b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64664a5a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626df828_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab0a087_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd86cbc_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb77230_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d120691_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f690dfb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49efc6ab_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a96ba_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6add1b61_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef06ea_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba3e9ff_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5563bb50_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb29f63_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c66ab7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e657b8c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69534348_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d150da8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632c5f48_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd25a3b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7818e1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd01ffb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1774184_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d415f5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa4141d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc9e752_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b14b0e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d773a4e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508b6781_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a70b3c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9f7aa5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abb927e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c40a68b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ddcd2b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e999281_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176797be_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6ceee3_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34865a04_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1e5b52_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6966ed11_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d43201_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443d8ce6_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794b7f90_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a10b8ba_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4610e156_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8671e56_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fd878_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252d7c0e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d844a9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f6ec95_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c48e784_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2762e320_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d046ab9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4749a3ca_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f25e46_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332f58ea_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339ff9ad_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431a615_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458ecc0a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b872b57_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e672706_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3308de7d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f964d9d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2b8af6_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7097c5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26103289_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d8e877_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44736661_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301bb4eb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc90134_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce22fab_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c009dfb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d453ba_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b0d5bc_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca884f4_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1636449a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7500b68f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe0e2b1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2555e6c8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4885e883_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1765b87e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efd3253_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401e62bc_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5959d699_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c884e3_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c18381_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bde2610_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1782c0_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d2a28c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60dbbaee_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d428485_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762be15d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f2e677_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb40103_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388f6ee1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733ec698_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3ba2a7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374105db_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b21ad5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f68887_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a45273_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ab881_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0eccf9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55adfcf9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441b2eb9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543171fe_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408f5b91_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4295b59_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4f3ef1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f21b145_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f2e78a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6c263c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555b20f6_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a679e65_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243f1188_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2073a006_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793055fe_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bc9d31_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d578183_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ed3fd_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba24a8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704d3f54_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45224d62_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc33942_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4db4b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4140a63e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d3609e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcba258_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215ca8fb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99aec49_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fab8666_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f898_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a922151_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4b6bb7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4039c168_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b87cf60_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee366d4_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506ba158_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4c6d71_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480ec12a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e737a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b007228_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea79497_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcc2d67_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cf56a5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f1f9d1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6912d03c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c84a25_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b6a1b1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce60b70_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_BTI_Pavi_RO1_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.num_oscillators" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0312d308"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b3c84cc0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="77062a67"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b7eb243d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d3e349e5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
