/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : a3db682
Date     : Dec 13 2023
Type     : Engineering
Log Time   : Wed Dec 13 10:53:44 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : a3db682
Date     : Dec 13 2023
Type     : Engineering
Log Time   : Wed Dec 13 10:53:44 2023 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/analysis/canny_edge_detector_02_24_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/12_13_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/12_13_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing GHDL.
note: top entity is "top"
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/./rtl/FIFOLineBuffer.vhd:26:8:note: found RAM "ram_array", width: 2 bits, depth: 644
signal ram_array : ram_type; -- := (others => "00000000");
       ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/./rtl/FIFOLineBuffer.vhd:26:8:note: found RAM "ram_array", width: 32 bits, depth: 641
signal ram_array : ram_type; -- := (others => "00000000");
       ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/./rtl/FIFOLineBuffer.vhd:26:8:note: found RAM "ram_array", width: 16 bits, depth: 641
signal ram_array : ram_type; -- := (others => "00000000");
       ^
Importing module top.
Importing module edge_sobel_wrapper_8.
Importing module cachesystem_8_9_9_10_480_640.
Importing module filterh_8_32.
Importing module cachesystem2_32_9_9_10_480_640.
Importing module filterv_32_32.
Importing module cachesystem3_16_3_9_10_480_640.
Importing module nmax_supp_8_16.
Importing module ninefifolinebuffer_32_640.
Importing module doublefifolinebuffer_16_640.
Importing module fifolinebuffer_2_643.
Importing module fifolinebuffer_32_640.
Importing module fifolinebuffer_16_640.

-- Running command `hierarchy -top top' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \edge_sobel_wrapper_8
Used module:         \nmax_supp_8_16
Used module:         \cachesystem3_16_3_9_10_480_640
Used module:             \fifolinebuffer_2_643
Used module:             \doublefifolinebuffer_16_640
Used module:                 \fifolinebuffer_16_640
Used module:         \filterv_32_32
Used module:         \cachesystem2_32_9_9_10_480_640
Used module:             \ninefifolinebuffer_32_640
Used module:                 \fifolinebuffer_32_640
Used module:         \filterh_8_32
Used module:         \cachesystem_8_9_9_10_480_640

3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \edge_sobel_wrapper_8
Used module:         \nmax_supp_8_16
Used module:         \cachesystem3_16_3_9_10_480_640
Used module:             \fifolinebuffer_2_643
Used module:             \doublefifolinebuffer_16_640
Used module:                 \fifolinebuffer_16_640
Used module:         \filterv_32_32
Used module:         \cachesystem2_32_9_9_10_480_640
Used module:             \ninefifolinebuffer_32_640
Used module:                 \fifolinebuffer_32_640
Used module:         \filterh_8_32
Used module:         \cachesystem_8_9_9_10_480_640
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "cachesystem2_32_9_9_10_480_640"
 Process module "cachesystem3_16_3_9_10_480_640"
 Process module "cachesystem_8_9_9_10_480_640"
 Process module "doublefifolinebuffer_16_640"
 Process module "edge_sobel_wrapper_8"
 Process module "fifolinebuffer_16_640"
 Process module "fifolinebuffer_2_643"
 Process module "fifolinebuffer_32_640"
 Process module "filterh_8_32"
 Process module "filterv_32_32"
 Process module "ninefifolinebuffer_32_640"
 Process module "nmax_supp_8_16"
Dumping file port_info.json ...

End of script. Logfile hash: 1c4a3a5d89, CPU: user 0.32s system 0.04s, MEM: 16.93 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 82% 1x ghdl (0 sec), 9% 2x read_verilog (0 sec), ...
