<stg><name>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 0, i1 %DataOutStream_V_last_V, i1 0, i1 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataOutStream_V_last_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataOutStream_V_strb_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataOutStream_V_keep_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutStream_V_data_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:8 %add_ln99_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %add_ln99

]]></Node>
<StgValue><ssdm name="add_ln99_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i13 0, i13 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body123.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body123.1:0 %indvar_flatten69_load = load i13 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body123.1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body123.1:2 %icmp_ln96 = icmp_eq  i13 %indvar_flatten69_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body123.1:3 %add_ln96 = add i13 %indvar_flatten69_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body123.1:4 %br_ln96 = br i1 %icmp_ln96, void %for.inc143.1, void %for.body123.2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc143.1:0 %k_load = load i7 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc143.1:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc143.1:2 %add_ln96_1 = add i7 %j_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc143.1:5 %icmp_ln98 = icmp_eq  i7 %k_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc143.1:6 %select_ln96_2 = select i1 %icmp_ln98, i7 0, i7 %k_load

]]></Node>
<StgValue><ssdm name="select_ln96_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc143.1:7 %select_ln96 = select i1 %icmp_ln98, i7 %add_ln96_1, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="7">
<![CDATA[
for.inc143.1:12 %empty = trunc i7 %select_ln96_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc143.1:24 %trunc_ln98_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln96_2, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln98_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc143.1:35 %add_ln98 = add i7 %select_ln96_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc143.1:36 %store_ln98 = store i13 %add_ln96, i13 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc143.1:37 %store_ln98 = store i7 %select_ln96, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="42">
<![CDATA[
for.inc143.1:8 %trunc_ln99 = trunc i42 %add_ln99_read

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="7">
<![CDATA[
for.inc143.1:9 %zext_ln99 = zext i7 %select_ln96

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc143.1:10 %add_ln99_1 = add i10 %trunc_ln99, i10 %zext_ln99

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc143.1:14 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln99_1, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="13">
<![CDATA[
for.inc143.1:15 %zext_ln99_2 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:16 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:17 %DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:18 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:19 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:20 %DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:21 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:22 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc143.1:23 %DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:25 %DataRAM_load = load i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:26 %DataRAM_1_load = load i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:27 %DataRAM_2_load = load i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:28 %DataRAM_3_load = load i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:29 %DataRAM_4_load = load i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:30 %DataRAM_5_load = load i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:31 %DataRAM_6_load = load i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:32 %DataRAM_7_load = load i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc143.1:38 %store_ln98 = store i7 %add_ln98, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
for.body123.2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc143.1:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc143.1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc143.1:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc143.1:13 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:25 %DataRAM_load = load i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:26 %DataRAM_1_load = load i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:27 %DataRAM_2_load = load i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:28 %DataRAM_3_load = load i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:29 %DataRAM_4_load = load i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:30 %DataRAM_5_load = load i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:31 %DataRAM_6_load = load i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.inc143.1:32 %DataRAM_7_load = load i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc143.1:33 %DataStreamReg_data = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i3 %trunc_ln98_1

]]></Node>
<StgValue><ssdm name="DataStreamReg_data"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
for.inc143.1:34 %write_ln103 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V, i32 %DataStreamReg_data, i4 15, i4 15, i1 0

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
for.inc143.1:39 %br_ln98 = br void %for.body123.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="add_ln99" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln99"/></StgValue>
</port>
<port id="85" name="DataRAM" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="DataRAM_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="DataRAM_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="DataRAM_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="DataRAM_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="DataRAM_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="DataRAM_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="DataRAM_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="DataOutStream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataOutStream_V_data_V"/></StgValue>
</port>
<port id="94" name="DataOutStream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataOutStream_V_keep_V"/></StgValue>
</port>
<port id="95" name="DataOutStream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataOutStream_V_strb_V"/></StgValue>
</port>
<port id="96" name="DataOutStream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataOutStream_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="StgValue_97" to="k" fromId="97" toId="6">
</dataflow>
<dataflow id="99" from="StgValue_97" to="j" fromId="97" toId="7">
</dataflow>
<dataflow id="100" from="StgValue_97" to="indvar_flatten69" fromId="97" toId="8">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="103" from="DataOutStream_V_data_V" to="specaxissidechannel_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="104" from="DataOutStream_V_keep_V" to="specaxissidechannel_ln0" fromId="94" toId="9">
</dataflow>
<dataflow id="105" from="DataOutStream_V_strb_V" to="specaxissidechannel_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specaxissidechannel_ln0" fromId="106" toId="9">
</dataflow>
<dataflow id="108" from="DataOutStream_V_last_V" to="specaxissidechannel_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_106" to="specaxissidechannel_ln0" fromId="106" toId="9">
</dataflow>
<dataflow id="110" from="StgValue_106" to="specaxissidechannel_ln0" fromId="106" toId="9">
</dataflow>
<dataflow id="112" from="empty_34" to="specaxissidechannel_ln0" fromId="111" toId="9">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="10">
</dataflow>
<dataflow id="115" from="DataOutStream_V_last_V" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="117" from="empty_18" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="122" from="empty_14" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="124" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="126" from="empty_36" to="specinterface_ln0" fromId="125" toId="10">
</dataflow>
<dataflow id="127" from="empty_36" to="specinterface_ln0" fromId="125" toId="10">
</dataflow>
<dataflow id="128" from="empty_36" to="specinterface_ln0" fromId="125" toId="10">
</dataflow>
<dataflow id="129" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="130" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="131" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="132" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="133" from="empty_36" to="specinterface_ln0" fromId="125" toId="10">
</dataflow>
<dataflow id="134" from="empty_36" to="specinterface_ln0" fromId="125" toId="10">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="10">
</dataflow>
<dataflow id="137" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="11">
</dataflow>
<dataflow id="139" from="DataOutStream_V_strb_V" to="specinterface_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="140" from="empty_18" to="specinterface_ln0" fromId="116" toId="11">
</dataflow>
<dataflow id="141" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="142" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="143" from="empty_14" to="specinterface_ln0" fromId="121" toId="11">
</dataflow>
<dataflow id="144" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="145" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="146" from="empty_36" to="specinterface_ln0" fromId="125" toId="11">
</dataflow>
<dataflow id="147" from="empty_36" to="specinterface_ln0" fromId="125" toId="11">
</dataflow>
<dataflow id="148" from="empty_36" to="specinterface_ln0" fromId="125" toId="11">
</dataflow>
<dataflow id="149" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="150" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="151" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="152" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="153" from="empty_36" to="specinterface_ln0" fromId="125" toId="11">
</dataflow>
<dataflow id="154" from="empty_36" to="specinterface_ln0" fromId="125" toId="11">
</dataflow>
<dataflow id="155" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="11">
</dataflow>
<dataflow id="156" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="12">
</dataflow>
<dataflow id="158" from="DataOutStream_V_keep_V" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="159" from="empty_18" to="specinterface_ln0" fromId="116" toId="12">
</dataflow>
<dataflow id="160" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="161" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="162" from="empty_14" to="specinterface_ln0" fromId="121" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="164" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="165" from="empty_36" to="specinterface_ln0" fromId="125" toId="12">
</dataflow>
<dataflow id="166" from="empty_36" to="specinterface_ln0" fromId="125" toId="12">
</dataflow>
<dataflow id="167" from="empty_36" to="specinterface_ln0" fromId="125" toId="12">
</dataflow>
<dataflow id="168" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="169" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="170" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="171" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="172" from="empty_36" to="specinterface_ln0" fromId="125" toId="12">
</dataflow>
<dataflow id="173" from="empty_36" to="specinterface_ln0" fromId="125" toId="12">
</dataflow>
<dataflow id="174" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="175" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="177" from="DataOutStream_V_data_V" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="178" from="empty_18" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="179" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="180" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="181" from="empty_14" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="182" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="183" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="184" from="empty_36" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="185" from="empty_36" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="186" from="empty_36" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="187" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="188" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="189" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="190" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="191" from="empty_36" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="192" from="empty_36" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="193" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="13">
</dataflow>
<dataflow id="194" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.ap_auto.i42" to="add_ln99_read" fromId="195" toId="14">
</dataflow>
<dataflow id="197" from="add_ln99" to="add_ln99_read" fromId="84" toId="14">
</dataflow>
<dataflow id="199" from="StgValue_198" to="store_ln0" fromId="198" toId="15">
</dataflow>
<dataflow id="200" from="indvar_flatten69" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="202" from="StgValue_201" to="store_ln0" fromId="201" toId="16">
</dataflow>
<dataflow id="203" from="j" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="204" from="StgValue_201" to="store_ln0" fromId="201" toId="17">
</dataflow>
<dataflow id="205" from="k" to="store_ln0" fromId="6" toId="17">
</dataflow>
<dataflow id="206" from="indvar_flatten69" to="indvar_flatten69_load" fromId="8" toId="19">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="207" toId="20">
</dataflow>
<dataflow id="209" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="210" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="211" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="20">
</dataflow>
<dataflow id="212" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="214" from="p_str" to="specpipeline_ln0" fromId="213" toId="20">
</dataflow>
<dataflow id="215" from="indvar_flatten69_load" to="icmp_ln96" fromId="19" toId="21">
</dataflow>
<dataflow id="217" from="StgValue_216" to="icmp_ln96" fromId="216" toId="21">
</dataflow>
<dataflow id="218" from="indvar_flatten69_load" to="add_ln96" fromId="19" toId="22">
</dataflow>
<dataflow id="220" from="StgValue_219" to="add_ln96" fromId="219" toId="22">
</dataflow>
<dataflow id="221" from="icmp_ln96" to="br_ln96" fromId="21" toId="23">
</dataflow>
<dataflow id="222" from="k" to="k_load" fromId="6" toId="24">
</dataflow>
<dataflow id="223" from="j" to="j_load" fromId="7" toId="25">
</dataflow>
<dataflow id="224" from="j_load" to="add_ln96_1" fromId="25" toId="26">
</dataflow>
<dataflow id="226" from="StgValue_225" to="add_ln96_1" fromId="225" toId="26">
</dataflow>
<dataflow id="227" from="k_load" to="icmp_ln98" fromId="24" toId="27">
</dataflow>
<dataflow id="229" from="StgValue_228" to="icmp_ln98" fromId="228" toId="27">
</dataflow>
<dataflow id="230" from="icmp_ln98" to="select_ln96_2" fromId="27" toId="28">
</dataflow>
<dataflow id="231" from="StgValue_201" to="select_ln96_2" fromId="201" toId="28">
</dataflow>
<dataflow id="232" from="k_load" to="select_ln96_2" fromId="24" toId="28">
</dataflow>
<dataflow id="233" from="icmp_ln98" to="select_ln96" fromId="27" toId="29">
</dataflow>
<dataflow id="234" from="add_ln96_1" to="select_ln96" fromId="26" toId="29">
</dataflow>
<dataflow id="235" from="j_load" to="select_ln96" fromId="25" toId="29">
</dataflow>
<dataflow id="236" from="select_ln96_2" to="empty" fromId="28" toId="30">
</dataflow>
<dataflow id="238" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="trunc_ln98_1" fromId="237" toId="31">
</dataflow>
<dataflow id="239" from="select_ln96_2" to="trunc_ln98_1" fromId="28" toId="31">
</dataflow>
<dataflow id="241" from="StgValue_240" to="trunc_ln98_1" fromId="240" toId="31">
</dataflow>
<dataflow id="243" from="StgValue_242" to="trunc_ln98_1" fromId="242" toId="31">
</dataflow>
<dataflow id="244" from="select_ln96_2" to="add_ln98" fromId="28" toId="32">
</dataflow>
<dataflow id="245" from="StgValue_225" to="add_ln98" fromId="225" toId="32">
</dataflow>
<dataflow id="246" from="add_ln96" to="store_ln98" fromId="22" toId="33">
</dataflow>
<dataflow id="247" from="indvar_flatten69" to="store_ln98" fromId="8" toId="33">
</dataflow>
<dataflow id="248" from="select_ln96" to="store_ln98" fromId="29" toId="34">
</dataflow>
<dataflow id="249" from="j" to="store_ln98" fromId="7" toId="34">
</dataflow>
<dataflow id="250" from="add_ln99_read" to="trunc_ln99" fromId="14" toId="35">
</dataflow>
<dataflow id="251" from="select_ln96" to="zext_ln99" fromId="29" toId="36">
</dataflow>
<dataflow id="252" from="trunc_ln99" to="add_ln99_1" fromId="35" toId="37">
</dataflow>
<dataflow id="253" from="zext_ln99" to="add_ln99_1" fromId="36" toId="37">
</dataflow>
<dataflow id="255" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="tmp_s" fromId="254" toId="38">
</dataflow>
<dataflow id="256" from="add_ln99_1" to="tmp_s" fromId="37" toId="38">
</dataflow>
<dataflow id="257" from="empty" to="tmp_s" fromId="30" toId="38">
</dataflow>
<dataflow id="258" from="tmp_s" to="zext_ln99_2" fromId="38" toId="39">
</dataflow>
<dataflow id="259" from="DataRAM" to="DataRAM_addr" fromId="85" toId="40">
</dataflow>
<dataflow id="261" from="StgValue_260" to="DataRAM_addr" fromId="260" toId="40">
</dataflow>
<dataflow id="262" from="zext_ln99_2" to="DataRAM_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="263" from="DataRAM_1" to="DataRAM_1_addr" fromId="86" toId="41">
</dataflow>
<dataflow id="264" from="StgValue_260" to="DataRAM_1_addr" fromId="260" toId="41">
</dataflow>
<dataflow id="265" from="zext_ln99_2" to="DataRAM_1_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="266" from="DataRAM_2" to="DataRAM_2_addr" fromId="87" toId="42">
</dataflow>
<dataflow id="267" from="StgValue_260" to="DataRAM_2_addr" fromId="260" toId="42">
</dataflow>
<dataflow id="268" from="zext_ln99_2" to="DataRAM_2_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="269" from="DataRAM_3" to="DataRAM_3_addr" fromId="88" toId="43">
</dataflow>
<dataflow id="270" from="StgValue_260" to="DataRAM_3_addr" fromId="260" toId="43">
</dataflow>
<dataflow id="271" from="zext_ln99_2" to="DataRAM_3_addr" fromId="39" toId="43">
</dataflow>
<dataflow id="272" from="DataRAM_4" to="DataRAM_4_addr" fromId="89" toId="44">
</dataflow>
<dataflow id="273" from="StgValue_260" to="DataRAM_4_addr" fromId="260" toId="44">
</dataflow>
<dataflow id="274" from="zext_ln99_2" to="DataRAM_4_addr" fromId="39" toId="44">
</dataflow>
<dataflow id="275" from="DataRAM_5" to="DataRAM_5_addr" fromId="90" toId="45">
</dataflow>
<dataflow id="276" from="StgValue_260" to="DataRAM_5_addr" fromId="260" toId="45">
</dataflow>
<dataflow id="277" from="zext_ln99_2" to="DataRAM_5_addr" fromId="39" toId="45">
</dataflow>
<dataflow id="278" from="DataRAM_6" to="DataRAM_6_addr" fromId="91" toId="46">
</dataflow>
<dataflow id="279" from="StgValue_260" to="DataRAM_6_addr" fromId="260" toId="46">
</dataflow>
<dataflow id="280" from="zext_ln99_2" to="DataRAM_6_addr" fromId="39" toId="46">
</dataflow>
<dataflow id="281" from="DataRAM_7" to="DataRAM_7_addr" fromId="92" toId="47">
</dataflow>
<dataflow id="282" from="StgValue_260" to="DataRAM_7_addr" fromId="260" toId="47">
</dataflow>
<dataflow id="283" from="zext_ln99_2" to="DataRAM_7_addr" fromId="39" toId="47">
</dataflow>
<dataflow id="284" from="DataRAM_addr" to="DataRAM_load" fromId="40" toId="48">
</dataflow>
<dataflow id="285" from="DataRAM_1_addr" to="DataRAM_1_load" fromId="41" toId="49">
</dataflow>
<dataflow id="286" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="42" toId="50">
</dataflow>
<dataflow id="287" from="DataRAM_3_addr" to="DataRAM_3_load" fromId="43" toId="51">
</dataflow>
<dataflow id="288" from="DataRAM_4_addr" to="DataRAM_4_load" fromId="44" toId="52">
</dataflow>
<dataflow id="289" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="45" toId="53">
</dataflow>
<dataflow id="290" from="DataRAM_6_addr" to="DataRAM_6_load" fromId="46" toId="54">
</dataflow>
<dataflow id="291" from="DataRAM_7_addr" to="DataRAM_7_load" fromId="47" toId="55">
</dataflow>
<dataflow id="292" from="add_ln98" to="store_ln98" fromId="32" toId="56">
</dataflow>
<dataflow id="293" from="k" to="store_ln98" fromId="6" toId="56">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="294" toId="57">
</dataflow>
<dataflow id="297" from="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_str" to="specloopname_ln0" fromId="296" toId="57">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="298" toId="58">
</dataflow>
<dataflow id="301" from="StgValue_300" to="speclooptripcount_ln0" fromId="300" toId="58">
</dataflow>
<dataflow id="302" from="StgValue_300" to="speclooptripcount_ln0" fromId="300" toId="58">
</dataflow>
<dataflow id="303" from="StgValue_300" to="speclooptripcount_ln0" fromId="300" toId="58">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="305" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="59">
</dataflow>
<dataflow id="306" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="59">
</dataflow>
<dataflow id="307" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="59">
</dataflow>
<dataflow id="308" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="59">
</dataflow>
<dataflow id="309" from="p_str" to="specpipeline_ln0" fromId="213" toId="59">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecLoopName" to="specloopname_ln98" fromId="294" toId="60">
</dataflow>
<dataflow id="312" from="empty_29" to="specloopname_ln98" fromId="311" toId="60">
</dataflow>
<dataflow id="313" from="DataRAM_addr" to="DataRAM_load" fromId="40" toId="61">
</dataflow>
<dataflow id="314" from="DataRAM_1_addr" to="DataRAM_1_load" fromId="41" toId="62">
</dataflow>
<dataflow id="315" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="42" toId="63">
</dataflow>
<dataflow id="316" from="DataRAM_3_addr" to="DataRAM_3_load" fromId="43" toId="64">
</dataflow>
<dataflow id="317" from="DataRAM_4_addr" to="DataRAM_4_load" fromId="44" toId="65">
</dataflow>
<dataflow id="318" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="45" toId="66">
</dataflow>
<dataflow id="319" from="DataRAM_6_addr" to="DataRAM_6_load" fromId="46" toId="67">
</dataflow>
<dataflow id="320" from="DataRAM_7_addr" to="DataRAM_7_load" fromId="47" toId="68">
</dataflow>
<dataflow id="322" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="DataStreamReg_data" fromId="321" toId="69">
</dataflow>
<dataflow id="323" from="DataRAM_load" to="DataStreamReg_data" fromId="61" toId="69">
</dataflow>
<dataflow id="324" from="DataRAM_1_load" to="DataStreamReg_data" fromId="62" toId="69">
</dataflow>
<dataflow id="325" from="DataRAM_2_load" to="DataStreamReg_data" fromId="63" toId="69">
</dataflow>
<dataflow id="326" from="DataRAM_3_load" to="DataStreamReg_data" fromId="64" toId="69">
</dataflow>
<dataflow id="327" from="DataRAM_4_load" to="DataStreamReg_data" fromId="65" toId="69">
</dataflow>
<dataflow id="328" from="DataRAM_5_load" to="DataStreamReg_data" fromId="66" toId="69">
</dataflow>
<dataflow id="329" from="DataRAM_6_load" to="DataStreamReg_data" fromId="67" toId="69">
</dataflow>
<dataflow id="330" from="DataRAM_7_load" to="DataStreamReg_data" fromId="68" toId="69">
</dataflow>
<dataflow id="331" from="trunc_ln98_1" to="DataStreamReg_data" fromId="31" toId="69">
</dataflow>
<dataflow id="333" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="write_ln103" fromId="332" toId="70">
</dataflow>
<dataflow id="334" from="DataOutStream_V_data_V" to="write_ln103" fromId="93" toId="70">
</dataflow>
<dataflow id="335" from="DataOutStream_V_keep_V" to="write_ln103" fromId="94" toId="70">
</dataflow>
<dataflow id="336" from="DataOutStream_V_strb_V" to="write_ln103" fromId="95" toId="70">
</dataflow>
<dataflow id="337" from="DataOutStream_V_last_V" to="write_ln103" fromId="96" toId="70">
</dataflow>
<dataflow id="338" from="DataStreamReg_data" to="write_ln103" fromId="69" toId="70">
</dataflow>
<dataflow id="340" from="StgValue_339" to="write_ln103" fromId="339" toId="70">
</dataflow>
<dataflow id="341" from="StgValue_339" to="write_ln103" fromId="339" toId="70">
</dataflow>
<dataflow id="343" from="StgValue_342" to="write_ln103" fromId="342" toId="70">
</dataflow>
<dataflow id="344" from="icmp_ln96" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="345" from="icmp_ln96" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
