/*
 * Wishbone adapter for Arlet's 6502 core: https://github.com/Arlet/verilog-6502
 */
module wb_6502_bridge #(
    parameter WB_DATA_WIDTH = 8,
    parameter WB_ADDR_WIDTH = 16
) (
    // wishbone interface
    input                           clk_i,
    input                           rst_i,

    output                          stb_o,
    output                          we_o,
    output [WB_ADDR_WIDTH-1:0]      adr_o,
    output [WB_DATA_WIDTH-1:0]      dat_o,

    input                           ack_i,
    input [WB_DATA_WIDTH-1:0]       dat_i,

    // 6502 interface
    input [15:0]                    address_bus,
    output [7:0]                    read_bus,
    input [7:0]                     write_bus,
    input                           write_enable,
    output                          ready
);
    reg req_in_progress;
    reg [3:0] clk_div;

    wire stall = req_in_progress && !ack_i;
    wire req_initiated = !stall;

    // outputs to wb
    assign stb_o = !ready;
    //assign we_o = write_enable;
    //assign adr_o = address_bus;
    //assign dat_o = write_bus;

    // outputs to 6502
    assign read_bus = dat_i;
    //assign ready = !req_in_progress;
    
    always @(posedge clk_i) begin
        clk_div <= clk_div + 1;
        ready <= (clk_div == 15);

        if (ready) begin
          adr_o <= address_bus;
          dat_o <= write_bus;
          we_o <= write_enable;
        end

        if (rst_i) begin
            req_in_progress <= 0;

        end else begin
            if (req_in_progress && ack_i) begin
                req_in_progress <= 0;
            end else begin
                req_in_progress <= 1;
            end
        end
    end
endmodule

