<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="" key="design_1_wrapper_hw_platform_2-bmmFile"/>
	<item value="design_1_wrapper_hw_platform_2" key="programfpga.hwplatform"/>
	<item value="" key="design_1_wrapper_hw_platform_1-bmmFile"/>
	<item value="true" key="design_1_wrapper_hw_platform_2-runResetZynq"/>
	<item value="design_1_wrapper.bit" key="design_1_wrapper_hw_platform_1-bitFile"/>
	<item value="true" key="design_1_wrapper_hw_platform_0-runResetZynq"/>
	<item value="Local" key="design_1_wrapper_hw_platform_2-target"/>
	<item value="design_1_wrapper.bit" key="design_1_wrapper_hw_platform_0-bitFile"/>
	<item value="" key="design_1_wrapper_hw_platform_0-bmmFile"/>
	<item value="Local" key="design_1_wrapper_hw_platform_1-target"/>
	<item value="design_1_wrapper.bit" key="design_1_wrapper_hw_platform_2-bitFile"/>
	<item value="Local" key="design_1_wrapper_hw_platform_0-target"/>
	<item value="true" key="design_1_wrapper_hw_platform_1-runResetZynq"/>
</section>
