# Verilog_Designs

Table of Contents
Day 1: Half Adder & Full Adder
