[{"DBLP title": "A Methodology for Cognitive NoC Design.", "DBLP authors": ["Wo-Tak Wu", "Ahmed Louri"], "year": 2016, "MAG papers": [{"PaperId": 2439887327, "PaperTitle": "a methodology for cognitive noc design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of arizona", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip.", "DBLP authors": ["Seyyed Hossein Seyyedaghaei Rezaei", "Abbas Mazloumi", "Mehdi Modarressi", "Pejman Lotfi-Kamran"], "year": 2016, "MAG papers": [{"PaperId": 2431764991, "PaperTitle": "dynamic resource sharing for high performance 3 d networks on chip", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of tehran", "university of tehran", null, "university of tehran"]}], "source": "ES"}, {"DBLP title": "End-Point Congestion Filter for Adaptive Routing with Congestion-Insensitive Performance.", "DBLP authors": ["Miguel Gorgues", "Jose Flich"], "year": 2016, "MAG papers": [{"PaperId": 2440916926, "PaperTitle": "end point congestion filter for adaptive routing with congestion insensitive performance", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "Expert Prefetch Prediction: An Expert Predicting the Usefulness of Hardware Prefetchers.", "DBLP authors": ["Biswabandan Panda", "Shankar Balachandran"], "year": 2016, "MAG papers": [{"PaperId": 2434397002, "PaperTitle": "expert prefetch prediction an expert predicting the usefulness of hardware prefetchers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Exploiting Existing Copies in Register File for Soft Error Correction.", "DBLP authors": ["Abdulaziz Eker", "Oguz Ergin"], "year": 2016, "MAG papers": [{"PaperId": 2427698979, "PaperTitle": "exploiting existing copies in register file for soft error correction", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tobb university of economics and technology", "tobb university of economics and technology"]}], "source": "ES"}, {"DBLP title": "Hardware Enforced Statistical Privacy.", "DBLP authors": ["Matthew Maycock", "Simha Sethumadhavan"], "year": 2016, "MAG papers": [{"PaperId": 2313226396, "PaperTitle": "hardware enforced statistical privacy", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Inter-Core Locality Aware Memory Scheduling.", "DBLP authors": ["Dongdong Li", "Tor M. Aamodt"], "year": 2016, "MAG papers": [{"PaperId": 2441593292, "PaperTitle": "inter core locality aware memory scheduling", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Non-Intrusive Persistence with a Backend NVM Controller.", "DBLP authors": ["Libei Pu", "Kshitij Doshi", "Ellis Giles", "Peter J. Varman"], "year": 2016, "MAG papers": [{"PaperId": 2290122798, "PaperTitle": "non intrusive persistence with a backend nvm controller", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["rice university", "intel", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "On-Chip Message Passing Sub-System for Embedded Inter-Domain Communication.", "DBLP authors": ["Paulo Garcia", "Tiago Gomes", "Jo\u00e3o L. Monteiro", "Adriano Tavares", "Mongkol Ekpanyapong"], "year": 2016, "MAG papers": [{"PaperId": 2316299007, "PaperTitle": "on chip message passing sub system for embedded inter domain communication", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["asian institute of technology", "university of minho", "university of minho", "university of minho", "university of minho"]}], "source": "ES"}, {"DBLP title": "PATer: A Hardware Prefetching Automatic Tuner on IBM POWER8 Processor.", "DBLP authors": ["Minghua Li", "Guancheng Chen", "Qijun Wang", "Yonghua Lin", "Peter Hofstee", "Per Stenstr\u00f6m", "Dian Zhou"], "year": 2016, "MAG papers": [{"PaperId": 2228040714, "PaperTitle": "pater a hardware prefetching automatic tuner on ibm power8 processor", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm", null, null, "ibm", "chalmers university of technology", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "pd-gem5: Simulation Infrastructure for Parallel/Distributed Computer Systems.", "DBLP authors": ["Mohammad Alian", "Daehoon Kim", "Nam Sung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2435302077, "PaperTitle": "pd gem5 simulation infrastructure for parallel distributed computer systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Ramulator: A Fast and Extensible DRAM Simulator.", "DBLP authors": ["Yoongu Kim", "Weikun Yang", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2034861439, "PaperTitle": "ramulator a fast and extensible dram simulator", "Year": 2016, "CitationCount": 84, "EstimatedCitation": 158, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Security Implications of Third-Party Accelerators.", "DBLP authors": ["Lena E. Olson", "Simha Sethumadhavan", "Mark D. Hill"], "year": 2016, "MAG papers": [{"PaperId": 2434348546, "PaperTitle": "security implications of third party accelerators", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["columbia university", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "The Case for VLIW-CMP as a Building Block for Exascale.", "DBLP authors": ["Bruce Jacob"], "year": 2016, "MAG papers": [{"PaperId": 2322237991, "PaperTitle": "the case for vliw cmp as a building block for exascale", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Toward Multi-Layer Holistic Evaluation of System Designs.", "DBLP authors": ["Marios Kleanthous", "Yiannakis Sazeides", "Emre \u00d6zer", "Chrysostomos Nicopoulos", "Panagiota Nikolaou", "Zacharias Hadjilambrou"], "year": 2016, "MAG papers": [{"PaperId": 2426616324, "PaperTitle": "toward multi layer holistic evaluation of system designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of cyprus", "university of cyprus", "university of cyprus", "university of cyprus", null, "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Towards High-Performance Bufferless NoCs with SCEPTER.", "DBLP authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2016, "MAG papers": [{"PaperId": 2334976892, "PaperTitle": "towards high performance bufferless nocs with scepter", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration.", "DBLP authors": ["Shuang Liang", "Shouyi Yin", "Leibo Liu", "Yike Guo", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2521356618, "PaperTitle": "a coarse grained reconfigurable architecture for compute intensive mapreduce acceleration", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "imperial college london", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A Quantitative Method to Data Reuse Patterns of SIMT Applications.", "DBLP authors": ["Bo-Cheng Charles Lai", "Luis Garrido Platero", "Hsien-Kai Kuo"], "year": 2016, "MAG papers": [{"PaperId": 2522015594, "PaperTitle": "a quantitative method to data reuse patterns of simt applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["mediatek", null, "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Cyclic Power-Gating as an Alternative to Voltage and Frequency Scaling.", "DBLP authors": ["Yaman Cakmaki", "Will Toms", "Javier Navaridas", "Mikel Luj\u00e1n"], "year": 2016, "MAG papers": [{"PaperId": 2344601583, "PaperTitle": "cyclic power gating as an alternative to voltage and frequency scaling", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of manchester", "university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Diversity: A Design Goal for Heterogeneous Processors.", "DBLP authors": ["Erik Tomusk", "Christophe Dubach"], "year": 2016, "MAG papers": [{"PaperId": 2344724911, "PaperTitle": "diversity a design goal for heterogeneous processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Efficient Execution of Bursty Applications.", "DBLP authors": ["Milad Hashemi", "Debbie Marr", "Doug Carmean", "Yale N. Patt"], "year": 2016, "MAG papers": [{"PaperId": 2521513200, "PaperTitle": "efficient execution of bursty applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "university of texas at austin", "microsoft", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Energy Aware Persistence: Reducing the Energy Overheads of Persistent Memory.", "DBLP authors": ["Sudarsun Kannan", "Moinudin Qureshi", "Ada Gavrilovska", "Karsten Schwan"], "year": 2016, "MAG papers": [{"PaperId": 2522047165, "PaperTitle": "energy aware persistence reducing the energy overheads of persistent memory", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Enhancing the L1 Data Cache Design to Mitigate HCI.", "DBLP authors": ["Alejandro Valero", "Negar Miralaei", "Salvador Petit", "Julio Sahuquillo", "Timothy M. Jones"], "year": 2016, "MAG papers": [{"PaperId": 2224475358, "PaperTitle": "enhancing the l1 data cache design to mitigate hci", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of valencia", "university of cambridge", "university of cambridge", "polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "GPGPU Footprint Models to Estimate per-Core Power.", "DBLP authors": ["Rathijit Sen", "David A. Wood"], "year": 2016, "MAG papers": [{"PaperId": 2522716670, "PaperTitle": "gpgpu footprint models to estimate per core power", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Large Pages on Steroids: Small Ideas to Accelerate Big Memory Applications.", "DBLP authors": ["Daejin Jung", "Sheng Li", "Jung Ho Ahn"], "year": 2016, "MAG papers": [{"PaperId": 2342766681, "PaperTitle": "large pages on steroids small ideas to accelerate big memory applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["seoul national university", "seoul national university", "intel"]}], "source": "ES"}, {"DBLP title": "Performance Scalability Analysis of JavaScript Applications with Web Workers.", "DBLP authors": ["Javier Verd\u00fa", "Alex Pajuelo"], "year": 2016, "MAG papers": [{"PaperId": 2342460262, "PaperTitle": "performance scalability analysis of javascript applications with web workers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Security Implications of Data Mining in Cloud Scheduling.", "DBLP authors": ["Christina Delimitrou", "Christos Kozyrakis"], "year": 2016, "MAG papers": [{"PaperId": 2522960851, "PaperTitle": "security implications of data mining in cloud scheduling", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Simultaneous Multikernel: Fine-Grained Sharing of GPUs.", "DBLP authors": ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "year": 2016, "MAG papers": [{"PaperId": 2522765117, "PaperTitle": "simultaneous multikernel fine grained sharing of gpus", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "shanghai jiao tong university", "university of pittsburgh", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Studying Inter-Warp Divergence Aware Execution on GPUs.", "DBLP authors": ["Chulian Zhang", "Hamed Tabkhi", "Gunar Schirner"], "year": 2016, "MAG papers": [{"PaperId": 2523339648, "PaperTitle": "studying inter warp divergence aware execution on gpus", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "TBM: Twin Block Management Policy to Enhance the Utilization of Plane-Level Parallelism in SSDs.", "DBLP authors": ["Arash Tavakkol", "Pooyan Mehrvarzy", "Hamid Sarbazi-Azad"], "year": 2016, "MAG papers": [{"PaperId": 2523574417, "PaperTitle": "tbm twin block management policy to enhance the utilization of plane level parallelism in ssds", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "The 2 PetaFLOP, 3 Petabyte, 9 TB/s, 90 kW Cabinet: A System Architecture for Exascale and Big Data.", "DBLP authors": ["Bruce Jacob"], "year": 2016, "MAG papers": [{"PaperId": 2521589984, "PaperTitle": "the 2 petaflop 3 petabyte 9 tb s 90 kw cabinet a system architecture for exascale and big data", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Thermally Adaptive Cache Access Mechanisms for 3D Many-Core Architectures.", "DBLP authors": ["He Xiao", "Wen Yueh", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "year": 2016, "MAG papers": [{"PaperId": 2345233042, "PaperTitle": "thermally adaptive cache access mechanisms for 3d many core architectures", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Threads and Data Mapping: Affinity Analysis for Traffic Reduction.", "DBLP authors": ["Qi Hu", "Peng Liu", "Michael C. Huang"], "year": 2016, "MAG papers": [{"PaperId": 2521685197, "PaperTitle": "threads and data mapping affinity analysis for traffic reduction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of rochester", "zhejiang university", "zhejiang university"]}], "source": "ES"}]