// Seed: 3112977503
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps `celldefine
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input wire id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10
);
  type_38 id_11 (
      .id_0(id_2),
      .id_1(1 | (id_8)),
      .id_2(1),
      .id_3(),
      .id_4(1'b0),
      .id_5((1)),
      .id_6(id_4 & 1),
      .id_7(id_9),
      .id_8(1'd0),
      .id_9(1 == 1)
  );
  assign id_1 = id_5[1'b0];
  logic id_12;
  logic id_13;
  assign id_6 = 1;
  logic
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
endmodule
