// Seed: 46673336
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7
);
  logic [-1 'b0 : -1] id_9 = {1{-1}};
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd37,
    parameter id_5 = 32'd28
) (
    input tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire _id_4,
    input wand _id_5
);
  logic [id_4 : id_5] id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0
  );
  initial begin : LABEL_0
    disable id_8;
  end
  wire id_9;
endmodule
