#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan  7 22:16:43 2019
# Process ID: 14084
# Current directory: C:/Xilinx/project/myCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8960 C:\Xilinx\project\myCPU\myCPU.xpr
# Log file: C:/Xilinx/project/myCPU/vivado.log
# Journal file: C:/Xilinx/project/myCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/project/myCPU/myCPU.xpr
INFO: [Project 1-313] Project file moved from 'W:/University/xitongkeshe/myCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Project 1-230] Project 'myCPU.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 825.137 ; gain = 207.648
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan  7 22:17:47 2019] Launched synth_1...
Run output will be captured here: C:/Xilinx/project/myCPU/myCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan  7 22:18:54 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/project/myCPU/myCPU.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: ex_stage
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 919.969 ; gain = 44.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'add' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add' (1#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v:23]
WARNING: [Synth 8-350] instance 'add0' of module 'add' requires 4 connections, but only 3 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:81]
INFO: [Synth 8-6157] synthesizing module 'addu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addu' (2#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub' (3#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v:23]
WARNING: [Synth 8-350] instance 'sub0' of module 'sub' requires 4 connections, but only 3 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:93]
INFO: [Synth 8-6157] synthesizing module 'subu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subu' (4#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v:23]
INFO: [Synth 8-6157] synthesizing module 'and0' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'and0' (5#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v:22]
INFO: [Synth 8-6157] synthesizing module 'or32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or32' (6#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v:23]
INFO: [Synth 8-6157] synthesizing module 'nor32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nor32' (7#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'xor32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (8#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'lui' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lui' (9#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch' (10#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'sllv' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sllv' (11#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v:23]
INFO: [Synth 8-6157] synthesizing module 'slt' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slt' (12#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v:23]
INFO: [Synth 8-6157] synthesizing module 'sltu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sltu' (13#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v:24]
INFO: [Synth 8-6157] synthesizing module 'srav' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srav' (14#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v:23]
INFO: [Synth 8-6157] synthesizing module 'srlv' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srlv' (15#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v:23]
INFO: [Synth 8-6157] synthesizing module 'mtc0' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mtc0' (16#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v:23]
INFO: [Synth 8-6157] synthesizing module 'wdata_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wdata_mux' (17#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'wcp0_data_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wcp0_data_mux' (18#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (19#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:23]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[31]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[30]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[29]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[28]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[27]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[26]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[25]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[24]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[23]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[22]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[21]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[20]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[19]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[18]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[17]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[16]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[15]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[14]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[13]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[12]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[11]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[10]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[9]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[8]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[7]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[6]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[5]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 970.664 ; gain = 94.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 970.664 ; gain = 94.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 970.664 ; gain = 94.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 29 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 77 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_1hz_o'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'timer_int_o'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[0]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[1]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[2]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[3]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[4]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[5]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[6]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[7]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[0]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[1]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[2]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[3]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[4]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[5]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[6]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[7]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[0]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[1]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[2]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[3]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[4]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[5]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[6]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn[7]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[0]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[1]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[2]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[3]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[4]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[5]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[6]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num[7]'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_1hz_o'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'timer_int_o'. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 48 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1400.598 ; gain = 524.859
45 Infos, 83 Warnings, 38 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1400.598 ; gain = 524.859
set_property top myCPU [current_fileset]
update_compile_order -fileset sources_1
set_property top mips_sopc [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan  7 22:24:23 2019] Launched synth_1...
Run output will be captured here: C:/Xilinx/project/myCPU/myCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan  7 22:26:36 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/project/myCPU/myCPU.runs/impl_1/runme.log
set_property top myCPU [current_fileset]
update_compile_order -fileset sources_1
set_property top mips_sopc [current_fileset]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v]
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/inst_rom.mif
add_files -fileset sim_1 -norecurse {C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/div.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_mem.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ext.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/clk_pll.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mfc0.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/cp0_reg.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mthi.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_stage.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtlo.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_stage.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_wb.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/defines.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mfhi.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mflo.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/pc_reg.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/inst_rom.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_stage.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mult.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/operand_mux.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/div_ip.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_id.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slpc.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/reg_data_mux.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/decoder.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_ex.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/regfile.v}
close_design
update_compile_order -fileset sim_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 2046.344 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 2046.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2143.035 ; gain = 633.098
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: mips_sopc
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2161.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_sopc' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/clk_pll.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/clk_pll.v:23]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (3#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (4#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_data_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/reg_data_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_data_mux' (7#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/reg_data_mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'ext' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ext.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ext' (8#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ext.v:24]
INFO: [Synth 8-6157] synthesizing module 'operand_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/operand_mux.v:25]
INFO: [Synth 8-6155] done synthesizing module 'operand_mux' (9#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/operand_mux.v:25]
INFO: [Synth 8-6157] synthesizing module 'jump_branch' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v:52]
INFO: [Synth 8-6155] done synthesizing module 'jump_branch' (10#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (11#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (12#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'add' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add' (13#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v:23]
WARNING: [Synth 8-350] instance 'add0' of module 'add' requires 4 connections, but only 3 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:81]
INFO: [Synth 8-6157] synthesizing module 'addu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addu' (14#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub' (15#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v:23]
WARNING: [Synth 8-350] instance 'sub0' of module 'sub' requires 4 connections, but only 3 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:93]
INFO: [Synth 8-6157] synthesizing module 'subu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subu' (16#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v:23]
INFO: [Synth 8-6157] synthesizing module 'and0' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'and0' (17#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v:22]
INFO: [Synth 8-6157] synthesizing module 'or32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or32' (18#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v:23]
INFO: [Synth 8-6157] synthesizing module 'nor32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nor32' (19#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'xor32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (20#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'lui' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lui' (21#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch' (22#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'sllv' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sllv' (23#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v:23]
INFO: [Synth 8-6157] synthesizing module 'slt' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slt' (24#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v:23]
INFO: [Synth 8-6157] synthesizing module 'sltu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sltu' (25#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v:24]
INFO: [Synth 8-6157] synthesizing module 'srav' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srav' (26#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v:23]
INFO: [Synth 8-6157] synthesizing module 'srlv' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srlv' (27#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v:23]
INFO: [Synth 8-6157] synthesizing module 'mtc0' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mtc0' (28#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v:23]
INFO: [Synth 8-6157] synthesizing module 'wdata_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wdata_mux' (29#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'wcp0_data_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wcp0_data_mux' (30#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (31#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (32#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (33#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (34#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/cp0_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (35#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/cp0_reg.v:23]
WARNING: [Synth 8-350] instance 'cp0_reg0' of module 'cp0_reg' requires 8 connections, but only 6 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v:321]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (36#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Xilinx/project/myCPU/.Xil/Vivado-14084-DESKTOP-JBM26BO/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (37#1) [C:/Xilinx/project/myCPU/.Xil/Vivado-14084-DESKTOP-JBM26BO/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'nixie_tube' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:23]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:43]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:99]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:155]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:211]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:267]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:323]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:379]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:435]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:497]
INFO: [Synth 8-6155] done synthesizing module 'nixie_tube' (38#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips_sopc' (39#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v:23]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[31]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[30]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[29]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[28]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[27]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[26]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[25]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[24]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[23]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[22]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[21]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[20]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[19]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[18]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[17]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[16]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[15]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[14]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[13]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[12]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[11]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[10]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[9]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[8]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[7]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[6]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[5]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design if_id has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2202.242 ; gain = 40.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2202.242 ; gain = 40.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2202.242 ; gain = 40.445
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/project/myCPU/myCPU.srcs/sources_1/ip/inst_ram/inst_ram.dcp' for cell 'inst_ram0'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc]
Finished Parsing XDC File [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2354.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2354.719 ; gain = 192.922
96 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2354.719 ; gain = 193.762
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.data'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lui
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtc0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nixie_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/operand_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operand_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/reg_data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sllv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sltu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srav
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wcp0_data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wdata_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.srcs/sim_1/new/mips_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f126e29297942d6bc97bb6c1b054504 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_sopc_tb_behav xil_defaultlib.mips_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.reg_data_mux
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.operand_mux
Compiling module xil_defaultlib.jump_branch
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.addu
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.subu
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.or32
Compiling module xil_defaultlib.nor32
Compiling module xil_defaultlib.xor32
Compiling module xil_defaultlib.lui
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.sllv
Compiling module xil_defaultlib.slt
Compiling module xil_defaultlib.sltu
Compiling module xil_defaultlib.srav
Compiling module xil_defaultlib.srlv
Compiling module xil_defaultlib.mtc0
Compiling module xil_defaultlib.wdata_mux
Compiling module xil_defaultlib.wcp0_data_mux
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.nixie_tube
Compiling module xil_defaultlib.mips_sopc
Compiling module xil_defaultlib.mips_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_sopc_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/xsim.dir/mips_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/xsim.dir/mips_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan  8 19:12:30 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan  8 19:12:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_sopc_tb_behav -key {Behavioral:sim_1:Functional:mips_sopc_tb} -tclbatch {mips_sopc_tb.tcl} -view {C:/Xilinx/project/myCPU/mips_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Xilinx/project/myCPU/mips_sopc_tb_behav.wcfg
source mips_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2389.250 ; gain = 18.508
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/project/myCPU/myCPU.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2865.438 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  8 22:43:19 2019...
