// Seed: 4291079219
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output reg id_6
    , id_12,
    input id_7,
    input id_8,
    input wor id_9,
    input logic id_10,
    output logic id_11
);
  logic id_13;
  type_20(
      1, id_10, id_1
  );
  always @(posedge id_9[1] or posedge id_3) id_6 <= 1'b0;
endmodule
