# MIPS-Single-Cycle-Processor


The simulation was performed on Modelsim using the following three programs written in machine code following MIPS ISA:
- Program 1: GCD of 120 and 180.
- Program 2: Factorial Number of 7.
- Program 3: The Fibonacci series numbers.

The synthesis was done on Intel® Quartus Prime and implemented on Cyclone® IV FPGA. 

![فعص 2](https://user-images.githubusercontent.com/68661639/158978545-48b0ef60-5c77-4c70-a8b1-5564eddfd65d.JPG)
![فعص 1](https://user-images.githubusercontent.com/68661639/158978560-2a8725dd-a17e-4dfd-b1aa-2e5a5543a9d0.JPG)
![فعص 3](https://user-images.githubusercontent.com/68661639/158978569-f46b0019-d6c1-4066-baf4-5a450d77973d.JPG)
![فعص السيركت](https://user-images.githubusercontent.com/68661639/158978577-70f50489-3cfc-4f7f-9868-e8375437a505.JPG)

