Warning (10268): Verilog HDL information at Lab6Part3.v(203): always construct contains both blocking and non-blocking assignments File: C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v Line: 203
