{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522514275538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514275539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:37:55 2018 " "Processing started: Sat Mar 31 18:37:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514275539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522514275539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522514275540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522514275756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276271 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276273 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276274 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276274 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-comportament " "Found design unit 1: memory-comportament" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276275 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276276 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276277 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276278 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276279 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276280 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276281 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514276281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514276281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522514276351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_proc sisa.vhd(63) " "VHDL Process Statement warning at sisa.vhd(63): signal \"clk_proc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276377 "|sisa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_proc sisa.vhd(57) " "VHDL Process Statement warning at sisa.vhd(57): inferring latch(es) for signal or variable \"clk_proc\", which holds its previous value in one or more paths through the process" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276377 "|sisa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_proc sisa.vhd(57) " "Inferred latch for \"clk_proc\" at sisa.vhd(57)" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276377 "|sisa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "sisa.vhd" "proc0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "../ProcesadorMulticicle/proc.vhd" "unidad_control0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "control_l0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276392 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] control_l.vhd(61) " "Inferred latch for \"op\[0\]\" at control_l.vhd(61)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] control_l.vhd(61) " "Inferred latch for \"op\[1\]\" at control_l.vhd(61)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(54) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(54) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(54) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(54) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(54) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(54) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(54) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(54) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(54) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276394 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(54) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(54) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(54) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(54) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(54) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(54) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(54) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(54)" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276395 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "multi0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot multi.vhd(30) " "VHDL Process Statement warning at multi.vhd(30): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276398 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "../ProcesadorMulticicle/proc.vhd" "datapath0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "../ProcesadorMulticicle/datapath.vhd" "alu0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "../ProcesadorMulticicle/datapath.vhd" "regfile0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(26) " "VHDL Process Statement warning at regfile.vhd(26): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276406 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "sisa.vhd" "mem_ctrl0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276408 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(48) " "VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522514276409 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "MemoryController.vhd" "controller0" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522514276410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(47) " "VHDL Process Statement warning at SRAMController.vhd(47): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276412 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(54) " "VHDL Process Statement warning at SRAMController.vhd(54): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276412 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(58) " "VHDL Process Statement warning at SRAMController.vhd(58): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276412 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(64) " "VHDL Process Statement warning at SRAMController.vhd(64): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276412 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(65) " "VHDL Process Statement warning at SRAMController.vhd(65): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276412 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(66) " "VHDL Process Statement warning at SRAMController.vhd(66): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276412 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(78) " "VHDL Process Statement warning at SRAMController.vhd(78): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(79) " "VHDL Process Statement warning at SRAMController.vhd(79): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(89) " "VHDL Process Statement warning at SRAMController.vhd(89): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(92) " "VHDL Process Statement warning at SRAMController.vhd(92): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_ADDR SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276413 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276414 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276415 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276416 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276417 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276418 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514276418 "|SRAMController"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514276570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:37:56 2018 " "Processing ended: Sat Mar 31 18:37:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514276570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514276570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514276570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522514276570 ""}
