
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233236    0.001805    4.958001 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.958001   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064109    0.000208   20.362621 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262621   clock uncertainty
                                  0.000000   20.262621   clock reconvergence pessimism
                                  0.109166   20.371786   library recovery time
                                             20.371786   data required time
---------------------------------------------------------------------------------------------
                                             20.371786   data required time
                                             -4.958001   data arrival time
---------------------------------------------------------------------------------------------
                                             15.413786   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233235    0.001773    4.957969 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957969   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000453   20.362865 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262865   clock uncertainty
                                  0.000000   20.262865   clock reconvergence pessimism
                                  0.109166   20.372032   library recovery time
                                             20.372032   data required time
---------------------------------------------------------------------------------------------
                                             20.372032   data required time
                                             -4.957969   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414063   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233226    0.001562    4.957757 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957757   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375   20.363806 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263805   clock uncertainty
                                  0.000000   20.263805   clock reconvergence pessimism
                                  0.109565   20.373371   library recovery time
                                             20.373371   data required time
---------------------------------------------------------------------------------------------
                                             20.373371   data required time
                                             -4.957757   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415614   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233226    0.001557    4.957752 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957752   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000382   20.363813 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263813   clock uncertainty
                                  0.000000   20.263813   clock reconvergence pessimism
                                  0.109565   20.373379   library recovery time
                                             20.373379   data required time
---------------------------------------------------------------------------------------------
                                             20.373379   data required time
                                             -4.957752   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415627   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000412    4.419909 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004307    0.242895    0.178378    4.598288 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.242895    0.000088    4.598376 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.598376   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000382   20.363813 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263813   clock uncertainty
                                  0.000000   20.263813   clock reconvergence pessimism
                                 -0.217320   20.046494   library setup time
                                             20.046494   data required time
---------------------------------------------------------------------------------------------
                                             20.046494   data required time
                                             -4.598376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.448118   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000429    4.419926 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003715    0.230975    0.170215    4.590141 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.230975    0.000037    4.590178 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.590178   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375   20.363806 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263805   clock uncertainty
                                  0.000000   20.263805   clock reconvergence pessimism
                                 -0.215581   20.048225   library setup time
                                             20.048225   data required time
---------------------------------------------------------------------------------------------
                                             20.048225   data required time
                                             -4.590178   data arrival time
---------------------------------------------------------------------------------------------
                                             15.458046   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210552    0.000707    4.420204 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004684    0.166981    0.147457    4.567661 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.166981    0.000058    4.567719 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567719   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000663   20.364094 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264093   clock uncertainty
                                  0.000000   20.264093   clock reconvergence pessimism
                                 -0.204124   20.059969   library setup time
                                             20.059969   data required time
---------------------------------------------------------------------------------------------
                                             20.059969   data required time
                                             -4.567719   data arrival time
---------------------------------------------------------------------------------------------
                                             15.492249   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000594    4.420092 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004018    0.156468    0.140297    4.560389 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.156468    0.000042    4.560431 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.560431   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670   20.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264101   clock uncertainty
                                  0.000000   20.264101   clock reconvergence pessimism
                                 -0.202168   20.061934   library setup time
                                             20.061934   data required time
---------------------------------------------------------------------------------------------
                                             20.061934   data required time
                                             -4.560431   data arrival time
---------------------------------------------------------------------------------------------
                                             15.501503   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000645    4.420142 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003910    0.157478    0.134859    4.555001 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.157478    0.000072    4.555073 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.555073   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000593   20.364023 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264025   clock uncertainty
                                  0.000000   20.264025   clock reconvergence pessimism
                                 -0.202356   20.061668   library setup time
                                             20.061668   data required time
---------------------------------------------------------------------------------------------
                                             20.061668   data required time
                                             -4.555073   data arrival time
---------------------------------------------------------------------------------------------
                                             15.506596   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000586    4.420083 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003407    0.147011    0.133728    4.553811 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.147011    0.000033    4.553844 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.553844   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687   20.364119 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264118   clock uncertainty
                                  0.000000   20.264118   clock reconvergence pessimism
                                 -0.200408   20.063709   library setup time
                                             20.063709   data required time
---------------------------------------------------------------------------------------------
                                             20.063709   data required time
                                             -4.553844   data arrival time
---------------------------------------------------------------------------------------------
                                             15.509866   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232691    0.000396    4.252971 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004368    0.156001    0.111705    4.364676 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.156001    0.000044    4.364719 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003621    0.196790    0.161032    4.525751 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.196790    0.000067    4.525818 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.525818   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000439   20.362852 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262852   clock uncertainty
                                  0.000000   20.262852   clock reconvergence pessimism
                                 -0.209962   20.052889   library setup time
                                             20.052889   data required time
---------------------------------------------------------------------------------------------
                                             20.052889   data required time
                                             -4.525818   data arrival time
---------------------------------------------------------------------------------------------
                                             15.527072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256211    0.004983    4.650359 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650359   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064111    0.000680   20.363092 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263094   clock uncertainty
                                  0.000000   20.263094   clock reconvergence pessimism
                                  0.104907   20.368000   library recovery time
                                             20.368000   data required time
---------------------------------------------------------------------------------------------
                                             20.368000   data required time
                                             -4.650359   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717641   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256205    0.004925    4.650301 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650301   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000851   20.363264 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263264   clock uncertainty
                                  0.000000   20.263264   clock reconvergence pessimism
                                  0.104908   20.368172   library recovery time
                                             20.368172   data required time
---------------------------------------------------------------------------------------------
                                             20.368172   data required time
                                             -4.650301   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717870   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256197    0.004839    4.650215 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650215   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000886   20.363298 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263300   clock uncertainty
                                  0.000000   20.263300   clock reconvergence pessimism
                                  0.104910   20.368210   library recovery time
                                             20.368210   data required time
---------------------------------------------------------------------------------------------
                                             20.368210   data required time
                                             -4.650215   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717995   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256186    0.004736    4.650112 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650112   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000890   20.363302 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263302   clock uncertainty
                                  0.000000   20.263302   clock reconvergence pessimism
                                  0.104912   20.368214   library recovery time
                                             20.368214   data required time
---------------------------------------------------------------------------------------------
                                             20.368214   data required time
                                             -4.650112   data arrival time
---------------------------------------------------------------------------------------------
                                             15.718102   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256172    0.004596    4.649971 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649971   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687   20.364119 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264118   clock uncertainty
                                  0.000000   20.264118   clock reconvergence pessimism
                                  0.105302   20.369419   library recovery time
                                             20.369419   data required time
---------------------------------------------------------------------------------------------
                                             20.369419   data required time
                                             -4.649971   data arrival time
---------------------------------------------------------------------------------------------
                                             15.719447   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256118    0.004028    4.649404 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649404   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670   20.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264101   clock uncertainty
                                  0.000000   20.264101   clock reconvergence pessimism
                                  0.105312   20.369411   library recovery time
                                             20.369411   data required time
---------------------------------------------------------------------------------------------
                                             20.369411   data required time
                                             -4.649404   data arrival time
---------------------------------------------------------------------------------------------
                                             15.720007   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256106    0.003896    4.649272 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649272   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000663   20.364094 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264093   clock uncertainty
                                  0.000000   20.264093   clock reconvergence pessimism
                                  0.105314   20.369406   library recovery time
                                             20.369406   data required time
---------------------------------------------------------------------------------------------
                                             20.369406   data required time
                                             -4.649272   data arrival time
---------------------------------------------------------------------------------------------
                                             15.720135   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256056    0.003308    4.648684 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.648684   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000593   20.364023 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264025   clock uncertainty
                                  0.000000   20.264025   clock reconvergence pessimism
                                  0.105323   20.369349   library recovery time
                                             20.369349   data required time
---------------------------------------------------------------------------------------------
                                             20.369349   data required time
                                             -4.648684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.720664   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288918    0.002335    4.318679 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.318679   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000439   20.362852 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262852   clock uncertainty
                                  0.000000   20.262852   clock reconvergence pessimism
                                  0.098843   20.361692   library recovery time
                                             20.361692   data required time
---------------------------------------------------------------------------------------------
                                             20.361692   data required time
                                             -4.318679   data arrival time
---------------------------------------------------------------------------------------------
                                             16.043015   slack (MET)



