0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/teste_function_verilog/teste_function_verilog.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/teste_function_verilog/teste_function_verilog.srcs/sources_1/new/call_function.v,1590792414,verilog,,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/teste_function_verilog/teste_function_verilog.srcs/sources_1/new/function_test.v,call_function,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/teste_function_verilog/teste_function_verilog.srcs/sources_1/new/function_test.v,1590792074,verilog,,,,,,,,,,,,
