Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:285]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:286]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
