Return-Path: <devicetree+bounces-286255-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id UFvbD/nr12nnUggAu9opvQ
	(envelope-from <devicetree+bounces-286255-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 09 Apr 2026 20:12:09 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [IPv6:2600:3c09:e001:a7::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id D7B1C3CE843
	for <lists+devicetree@lfdr.de>; Thu, 09 Apr 2026 20:12:08 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id BF25F301F288
	for <lists+devicetree@lfdr.de>; Thu,  9 Apr 2026 18:11:59 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id BC90A3E3163;
	Thu,  9 Apr 2026 18:11:53 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XHt5epio";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="IQEd2yCH"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7E94E3E314E
	for <devicetree@vger.kernel.org>; Thu,  9 Apr 2026 18:11:52 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1775758313; cv=none; b=N2oujxrOodIzThxUrafgHSdf6soQBjqh/ZFMJc1XrvihgeHbe9/mGmDyZeQ+ivXHyQQ3PJBS91kXoGUSHqqzacYv31/V0KpGrsm/+889oJ1iTyitOON0bIqdnZW9iUg+Z8oL6YByz312sfCCX7RvlBYF+HgL4CCpBwAWR5FMdqM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1775758313; c=relaxed/simple;
	bh=8HmE98bm2vvUBgQcewxXo9ROBKezJmPRccXHHbG81A4=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=CSF0lm2f7xnUf3RQFIAwGYTBc1uP5kJ4w4MUodv0HPkPafxzPOneYVUD7fVNNF9w8iB2hUteYXej1GBGoYAl/NLeTW5H+blsC7lfjVHqBhM4L/ssK1BzoTRo1xOYpFPfp4LOjoGjPaOMnFma8AH8qJaYmjlglIuOrhyYW6PS9o8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XHt5epio; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=IQEd2yCH; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279864.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 639Cf5Cq2866555
	for <devicetree@vger.kernel.org>; Thu, 9 Apr 2026 18:11:51 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	90mdpQup8rBx7BL1jnOaOW8ntM6siN7SFRLLyNJz170=; b=XHt5epio5cFRDWxq
	HkwPdJj1EDoY160Mj5/L9CiczSF99rZy+kQQrAw/5KOLGJMJMxmvQB5rb9NkeUP1
	mIu1l0w4X5UlkSKIPzJ9RMcxtmmSLIz8Vj26Llcy1dsC0tCpIiVQK4eJzKEek8D1
	lXoaOm+y99rz1qMXEZynoelqBzg9y3+lgN2HT6yZaLd46Ess3+2Rn2Kov6PnRGrl
	Hk1nTSBqtF3A+QGY21/qXYL0rldoGSNRmweb007b74ZqAY9iZvSNVp0BoSZz4WMq
	glvdOs1wpv8npsOtMYnHilgLXtiv9xa9w/kJ/jQIrwNBio9Xksyxrdozr86dqTHQ
	TfCbXA==
Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4decayha5t-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Thu, 09 Apr 2026 18:11:51 +0000 (GMT)
Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-c76cb2dce57so1016964a12.1
        for <devicetree@vger.kernel.org>; Thu, 09 Apr 2026 11:11:51 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1775758311; x=1776363111; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=90mdpQup8rBx7BL1jnOaOW8ntM6siN7SFRLLyNJz170=;
        b=IQEd2yCHdI+3uAOL/E2pdgI6PTei/PGxtdAuVIeLhVIUfiAuoOFOt+E5Wv7ym4JTho
         pbIbntfpda0GhEOqrpq/+ia+A/H9dYs8hqisadG8dRmIXH3VpaAOSYv8j85yUG45+OIc
         F8fmEdFaqlwR7NIF3kl0a/sptMAoaJAQYtkcei6sWyXallPrL0tygK7EpRHrQHMFfvJy
         hpowVRF9sCzatz14ne3a52tbnzZh93hQf2cYfH2BRP8iQ1r/5pAUgRH/UdQwimNkyvBF
         DKVMEg2u2V/JJyn5y3MTDAoGLYPeUISc03UfWv4mensuK+Y/ENZtdlztjOPngIIfTPXb
         Ekkg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1775758311; x=1776363111;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=90mdpQup8rBx7BL1jnOaOW8ntM6siN7SFRLLyNJz170=;
        b=D5Qk2Dnz8HQjSgaDf62dFfC7EFYg57uWXYWCb/P4Hp4sHR5QaezaZWdK7Js9Xgj5/T
         1MET7iQKFu0TDYTq12ksdp+0WWcHdJOqcq5wuHI9a7uO9k91Kl0nmmwbN4qj8FYxGPRl
         FVze6RTFQBmgZxt0GNEaXbLdHO52IalcEuonWmj2gI2YUedrc0RDOYTlaYQBrNVcTiGH
         H5M9Qoc9+UmtX4gsRKf+iohzefAXIZJKxWb0JkJ3patZvKbz5gwTXmJ6D0NH479gJrKB
         sGd9D9e4g+zgpf+MmvPBKTho4ochD0+nl+woa++LUau8zW89UefZTVuXRUcTeJlACUV7
         JJDA==
X-Forwarded-Encrypted: i=1; AJvYcCXygFU+bGdCQ+kYtm3gVnfPGMchUdV3pMr/JvY5WkLoA13mhXaaSk8QI/g8g3HrHAEGU7eKrWnUUIzt@vger.kernel.org
X-Gm-Message-State: AOJu0YxHtUIhbesRdkczIbQKgSfttXZI/pdqYE3DmE6pV1diwuPYwmYa
	pPSxwr+B7ANfxopqr2OGL9qT7NadbjdcbgSs6dQr9opCK8ZvCAegQYvFn3N8gRYQDrS2TpRjH0x
	7neMTXFo2sLV2f51QAu46RBYrwEEiJSDuIKZkAP9LF0NKH7McJ4CLDU7Wq/IJpXPu
X-Gm-Gg: AeBDies3DJrw5V3Ph/KTO6ewDjjBSZahqtkFWXYKpqvMjcKK7IgUugcaDLakqL2WJoH
	86auPV6iedJbkyM+Qh8DCm8HaeOx0SnqF29obz7iFDVQ8nqGWIis74G6yw/uc4la8WIwBsVSB9D
	dO5CVvpO9XS4rWtPwvi36b98KWbUcV6evAonF+VCFTZ4BAYSrKtqO4zS7/wB5/ENegyXs4ICXmK
	79Dab5CHPSKHnBfHNLl0K8JllRE+WK9XPDx3wND0scFe00lN2rBgd9go/DFZJX6zmW4k+fhmcT6
	xWbgLR7ebk6VLdJzlBH9nQdS5YW4rcb2qq3FHrmN5FVQTsWqmGyz9QRKqo0NSe6pK8nogP9145J
	PFfEKMsmS3c3KEMQdnYW7JDGYGEoCNRg2lhM+CAspm8KTuw==
X-Received: by 2002:a05:6a20:e291:b0:39f:461f:be7e with SMTP id adf61e73a8af0-39fc8342976mr5438781637.44.1775758310708;
        Thu, 09 Apr 2026 11:11:50 -0700 (PDT)
X-Received: by 2002:a05:6a20:e291:b0:39f:461f:be7e with SMTP id adf61e73a8af0-39fc8342976mr5438739637.44.1775758310061;
        Thu, 09 Apr 2026 11:11:50 -0700 (PDT)
Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19])
        by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c7921a2d9ebsm66132a12.30.2026.04.09.11.11.44
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 09 Apr 2026 11:11:49 -0700 (PDT)
From: Taniya Das <taniya.das@oss.qualcomm.com>
Date: Thu, 09 Apr 2026 23:40:49 +0530
Subject: [PATCH v2 8/8] arm64: dts: qcom: eliza: Add support for MM clock
 controllers
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260409-eliza_mm_cc_v2-v2-8-bc0c6dd77bc5@oss.qualcomm.com>
References: <20260409-eliza_mm_cc_v2-v2-0-bc0c6dd77bc5@oss.qualcomm.com>
In-Reply-To: <20260409-eliza_mm_cc_v2-v2-0-bc0c6dd77bc5@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Maxime Coquelin <mcoquelin.stm32@gmail.com>,
        Alexandre Torgue <alexandre.torgue@foss.st.com>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Imran Shaik <imran.shaik@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-stm32@st-md-mailman.stormreply.com,
        linux-arm-kernel@lists.infradead.org,
        Taniya Das <taniya.das@oss.qualcomm.com>
X-Mailer: b4 0.15-dev-aa3f6
X-Authority-Analysis: v=2.4 cv=XtnK/1F9 c=1 sm=1 tr=0 ts=69d7ebe7 cx=c_pps
 a=rz3CxIlbcmazkYymdCej/Q==:117 a=fChuTYTh2wq5r3m49p7fHw==:17
 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22
 a=EUspDBNiAAAA:8 a=lLqgR-C0kdikbQ7S4h0A:9 a=QEXdDO2ut3YA:10
 a=bFCP_H2QrGi7Okbo017w:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDA5MDE2NyBTYWx0ZWRfX1A5Zu9cIQUP8
 FaYOMkvogvgjlUaLHXRMqtzi83lkinaxsFbeIjZlICvBKAgKBG2mX082eHJs6NKJV+msQay5j7S
 J2EcOGyTRHml/OgfAFFCo0K3//eEVL8gndQL1koGeksDAj4hMz/CrNrAJk8tpbRtFwiy7vcWAv9
 tJxEVMXml1rdFDcc3owO3fxpSdiEY4ToEdpS2uJlEk8LHOs51sM4L9iTp0NiTjkwuL/5EtbSpzw
 Y/PNwskQdiYW5NFcc3IVlXtbVcdtu2T8YVpZLZPgijOMn4hW99W0YXr+pNw0uUF2H7OJzBA5+1X
 JbbWUKmYRFrL/lzlo2WrlxWzcsWbDDHpj4fuFi2aAoh5P6A6sI7bIKpVhIDdbI+a/YNgZaJt0yV
 USPk9U2CR6Y791CnQYLijjjn+LbSLIWhn+v2sdkh9h4UYtPngMzkHQxZdSuMzlA6FDqsN6g7LlQ
 5NzoRxfreqkf+nCUybw==
X-Proofpoint-GUID: 38oBwDmu-UOFgmdBCsK2KjGhoO4kz8Q8
X-Proofpoint-ORIG-GUID: 38oBwDmu-UOFgmdBCsK2KjGhoO4kz8Q8
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-04-09_04,2026-04-09_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 suspectscore=0 lowpriorityscore=0 clxscore=1015 malwarescore=0
 priorityscore=1501 bulkscore=0 phishscore=0 impostorscore=0 adultscore=0
 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound
 adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000
 definitions=main-2604090167
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c09:e001:a7::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-286255-lists,devicetree=lfdr.de];
	FREEMAIL_TO(0.00)[kernel.org,baylibre.com,gmail.com,foss.st.com];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[19];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c09::/32, country:SG];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[taniya.das@oss.qualcomm.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: D7B1C3CE843
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Add the device nodes for the multimedia clock controllers (cambistmclkcc,
camcc, videocc, gpucc) for Qualcomm Eliza SoC.

Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com>
---
 arch/arm64/boot/dts/qcom/eliza.dtsi | 54 +++++++++++++++++++++++++++++++++++++
 1 file changed, 54 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/eliza.dtsi b/arch/arm64/boot/dts/qcom/eliza.dtsi
index 4a7a0ac40ce6252a138bed06c7c190ada3ea61a3..7a2a3dba86b9395743781cdf724e81733140ecd0 100644
--- a/arch/arm64/boot/dts/qcom/eliza.dtsi
+++ b/arch/arm64/boot/dts/qcom/eliza.dtsi
@@ -709,6 +709,18 @@ aggre2_noc: interconnect@1700000 {
 			#interconnect-cells = <2>;
 		};
 
+		cambistmclkcc: clock-controller@1760000 {
+			compatible = "qcom,eliza-cambistmclkcc";
+			reg = <0x0 0x01760000 0x0 0x6000>;
+
+			clocks = <&gcc GCC_CAM_BIST_MCLK_AHB_CLK>,
+				 <&bi_tcxo_div2>,
+				 <&sleep_clk>;
+
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
 		mmss_noc: interconnect@1780000 {
 			compatible = "qcom,eliza-mmss-noc";
 			reg = <0x0 0x01780000 0x0 0x7d800>;
@@ -862,6 +874,23 @@ tcsr: clock-controller@1fbf000 {
 			#reset-cells = <1>;
 		};
 
+		gpucc: clock-controller@3d90000 {
+			compatible = "qcom,eliza-gpucc";
+			reg = <0x0 0x03d90000 0x0 0xa000>;
+
+			clocks = <&bi_tcxo_div2>,
+				 <&gcc GCC_GPU_GPLL0_CPH_CLK_SRC>,
+				 <&gcc GCC_GPU_GPLL0_DIV_CPH_CLK_SRC>;
+
+			power-domains = <&rpmhpd RPMHPD_MX>,
+					<&rpmhpd RPMHPD_CX>;
+			required-opps = <&rpmhpd_opp_low_svs>,
+					<&rpmhpd_opp_low_svs>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			#power-domain-cells = <1>;
+		};
+
 		lpass_ag_noc: interconnect@7e40000 {
 			compatible = "qcom,eliza-lpass-ag-noc";
 			reg = <0x0 0x07e40000 0x0 0xe080>;
@@ -883,6 +912,31 @@ lpass_lpicx_noc: interconnect@7420000 {
 			#interconnect-cells = <2>;
 		};
 
+		videocc: clock-controller@aaf0000 {
+			compatible = "qcom,eliza-videocc";
+			reg = <0x0 0xaaf0000 0x0 0x10000>;
+
+			clocks = <&bi_tcxo_div2>,
+				 <&sleep_clk>,
+				 <&gcc GCC_VIDEO_AHB_CLK>;
+
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			#power-domain-cells = <1>;
+		};
+
+		camcc: clock-controller@ade0000 {
+			compatible = "qcom,eliza-camcc";
+			reg = <0x0 0x0ade0000 0x0 0x20000>;
+
+			clocks = <&gcc GCC_CAMERA_AHB_CLK>,
+				 <&bi_tcxo_div2>,
+				 <&sleep_clk>;
+
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
 		pdc: interrupt-controller@b220000 {
 			compatible = "qcom,eliza-pdc", "qcom,pdc";
 			reg = <0x0 0x0b220000 0x0 0x40000>,

-- 
2.34.1


