// Seed: 584219641
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply1 id_0
    , id_10,
    output tri id_1,
    input wor id_2,
    output tri1 id_3
    , id_11,
    input tri0 id_4,
    input uwire id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8
);
  parameter id_12 = 1 ? -1 : 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12
  );
  assign id_10 = 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd39,
    parameter id_5 = 32'd19,
    parameter id_7 = 32'd43
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6
  );
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_5  ^  id_3  ==  id_7 : ~  -1 'h0] id_8;
  ;
endmodule
