# sram_verilog_1024x32
This project is about a 1024 bit x 32 bit single-port SRAM design with common read and write addresses implemented using Verilog HDL in Open Source Simulator EDA Playground.

# Contents
•	Introduction

•	SRAM Block Diagram

•	Verilog Modules
    o	Write/Read 
    
•	Ports & Pin Description

   Address Bus
                                o	Address Bus
    o	Data Bus
    o	Chip Select
    o	Write Enable
    o	Output Enable
    o	RDY
    o	CLK
    
•	Write Cycle Timing Diagram

•	Read Cycle Timing Diagram

•	Truth Table of SRAM Model

•	Output Waveform

