Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\dspb_serum\quartusproj\dspb_serum\dspb_serum_qsys.qsys --block-symbol-file --output-directory=D:\dspb_serum\quartusproj\dspb_serum\dspb_serum_qsys --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading dspb_serum/dspb_serum_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dspb_serum_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: dspb_serum_qsys.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: dspb_serum_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: dspb_serum_qsys.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\dspb_serum\quartusproj\dspb_serum\dspb_serum_qsys.qsys --synthesis=VERILOG --output-directory=D:\dspb_serum\quartusproj\dspb_serum\dspb_serum_qsys\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading dspb_serum/dspb_serum_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dspb_serum_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: dspb_serum_qsys.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: dspb_serum_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: dspb_serum_qsys.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Info: dspb_serum_qsys: Generating dspb_serum_qsys "dspb_serum_qsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'dspb_serum_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=dspb_serum_qsys_jtag_uart_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8341_7542213877728344286.dir/0001_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8341_7542213877728344286.dir/0001_jtag_uart_0_gen//dspb_serum_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'dspb_serum_qsys_jtag_uart_0'
Info: jtag_uart_0: "dspb_serum_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'dspb_serum_qsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/eperlcmd.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=dspb_serum_qsys_nios2_qsys_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8341_7542213877728344286.dir/0002_nios2_qsys_0_gen/ --quartus_bindir=D:/intelfpga/16.1/quartus/bin64 --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8341_7542213877728344286.dir/0002_nios2_qsys_0_gen//dspb_serum_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*)   Couldn't query license setup in Quartus directory D:/intelfpga/16.1/quartus/bin64
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.03.19 21:41:45 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)   Couldn't query license setup in Quartus directory D:/intelfpga/16.1/quartus/bin64
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)     Testbench
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)     Instruction decoding
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)       Instruction fields
Info: nios2_qsys_0: # 2020.03.19 21:41:46 (*)       Instruction decodes
Info: nios2_qsys_0: # 2020.03.19 21:41:47 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2020.03.19 21:41:47 (*)       Instruction controls
Info: nios2_qsys_0: # 2020.03.19 21:41:47 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2020.03.19 21:41:47 (*)     Pipeline backend
Info: nios2_qsys_0: # 2020.03.19 21:41:49 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.03.19 21:41:51 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2020.03.19 21:41:52 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'dspb_serum_qsys_nios2_qsys_0'
Info: nios2_qsys_0: "dspb_serum_qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Error: Generation stopped, 6 or more modules remaining
Info: dspb_serum_qsys: Done "dspb_serum_qsys" with 8 modules, 17 files
Error: qsys-generate failed with exit code 1: 1 Error, 2 Warnings
Info: Stopping: Create HDL design files for synthesis
