*$
* LMR33620C
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: LMR33620C
* Date: 25JAN2018
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SNVSAW1 â€“MAY 2017
* Topologies Supported: Buck,Inverting Buck Boost
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* 1. The following features have been modeled
*      a. Peak current limit, Valley current limit and Hiccup.
*      b. PGOOD threshold and hysteresis.
*      c. Maximum on time.
*      d. Frequency variation during low load condition. 
* 2. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT LMR33620C_TRANS AGND BOOT EN FB NC PG PGND_0 PGND_1 SW VCC VIN_0 VIN_1 
+ PARAMS: MODE=0 FASTSS=0 
X_U7_U615         VCC U7_N16735320 U7_N16735276 U7_N16749084 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U625         VCC U7_VCCUVLO U7_EN_TH U7_N16749476 U7_N16749382
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U614         EN_INT U7_N16735086 U7_N16735008 U7_N16748705
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U7_R280         U7_N16749084 U7_VCCUVLO  14.43  
V_U7_V9         U7_N16735320 0 2.4
V_U7_V7         U7_N16735086 0 1.28
R_U7_R278         U7_N16748380 U7_VINUVLO  72.15  
V_U7_V13         U7_N16748115 0 2.8
C_U7_C179         0 U7_VCCUVLO  1n  
V_U7_V14         U7_N16748127 0 200m
X_U7_U626         U7_N16749382 SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U7_ABM3         VCC 0 VALUE { LIMIT((V(VIN_1)-0.99),0,5)    }
C_U7_C177         0 U7_VINUVLO  1n  
R_U7_R279         U7_N16748705 U7_EN_TH  72.15  
C_U7_C178         0 U7_EN_TH  1n  
V_U7_V6         U7_N16735008 0 20m
X_U7_U627         HICCUP U7_N16749476 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V8         U7_N16735276 0 200m
X_U7_U623         VIN_1 U7_N16748115 U7_N16748127 U7_N16748380
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_F4    U1_N16790934 0 U1_5V 0 ERROR_AMPLIFIER_mod_U1_F4 
V_U1_V16         U1_N16789339 U1_N16790903 857.7m
V_U1_V11         U1_5V 0 5
C_U1_C8         U1_N16786757 0  470f  
X_U1_U679         U1_TOFFTIMERINPUT U1_N16791039 TOFFBAR COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII1         U1_N16790867 U1_N16790907 VALUE {
+  LIMIT(V(U1_N16798814)*10,10u,0)    }
R_U1_R5         U1_N16782673 U1_VCOMP  1500k  
X_U1_U681         COMP U1_N16782831 COMP_OCP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U1_D12         U1_N16790867 U1_TOFFTIMERINPUT D_D 
G_U1_ABM2I2         U1_VCOMP 0 VALUE { LIMIT((V(COMP) - V(U1_N16782699))*35m,
+  0,50u)    }
V_U1_V15         U1_N16782831 0 1.38
G_U1_ABM2I4         U1_VCOMP 0 VALUE { LIMIT((V(COMP) - V(U1_N16787179))*35m,
+  0,30u)    }
V_U1_V12         U1_N16791039 0 0.9
D_U1_D16         U1_N16789339 U1_VCOMP D_D 
E_U1_ABM1         U1_N16787179 0 VALUE { LIMIT((V(VREF) * 3.3),3.3,0)    }
R_U1_R3         U1_N16791053 U1_TOFFTIMERINPUT  990k  
C_U1_C4         0 COMP  400f  
D_U1_D17         0 U1_N16790867 D_D 
G_U1_ABM2I1         U1_5V U1_VCOMP VALUE { LIMIT((V(VREF) -
+  V(U1_N16786757))*7u, -3u,3u)    }
R_U1_R7         U1_N16786757 FBI  360k  
X_U1_U678         CONT RMPOK U1_N16791157 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_H1    0 U1_N16790903 U1_N16798814 0 ERROR_AMPLIFIER_mod_U1_H1 
I_U1_I2         U1_5V U1_N16790867 DC 1u  
R_U1_R4         0 U1_N16791053  1G  
R_U1_R6         U1_N16786776 U1_N16786757  1444k  
E_U1_E2         U1_N16782512 0 U1_VCOMP 0 0.9
C_U1_C7         0 U1_N16786776  1.2p  
V_U1_V9         U1_N16782512 U1_N16782515 0.6119
X_U1_S2    U1_N16791157 0 U1_N16791053 0 ERROR_AMPLIFIER_mod_U1_S2 
V_U1_V14         U1_N16782699 0 {VCOMP_MAX}
C_U1_C9         0 U1_N16786757  470f  
R_U1_R2         U1_N16782515 COMP  181k  
C_U1_C5         U1_N16791053 0  2p  
X_U1_F3    U1_N16790907 U1_N16790934 U1_5V 0 ERROR_AMPLIFIER_mod_U1_F3 
C_U1_C6         0 U1_N16782673  18p IC=0 
X_U5_U611         U5_N16864724 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U5_U626         U5_N16873419 U5_N16873419 U5_HICCUP_N PGOOD_EN U5_N16815454
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U153         U5_N16875107 U5_N16873419 one_shot PARAMS:  T=50  
V_U5_V5         U5_N16873139 0  
+PWL 0 1 100u 1 101u 0 
X_U5_U607         U5_N16777841 U5_N16777837 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
R_U5_R8         U5_N16777841 HICCUP  1  
X_U5_U608         U5_N16777841 U5_N16777837 U5_N16777926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V4         U5_N16778004 0 1
C_U5_C7         0 U5_N16778000  9.4u IC=0 
G_U5_G3         0 U5_N16777880 U5_N16815454 0 40m
X_U5_U629         UVP TOFF_TIMEOUT U5_N168831152 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U5_U2_R1         U5_N16793743 U5_U2_N00780  144.3001443  
C_U5_U2_C1         0 U5_U2_N00780  1n  
X_U5_U2_U621         U5_U2_N00140 U5_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U2_U607         U5_U2_N00140 U5_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U2_U618         U5_U2_N00220 U5_U2_N02470 U5_N16792752 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U5_U2_D1         U5_N16793743 U5_U2_N00780 D_D1 
X_U5_U2_U620         U5_N16793743 U5_U2_N00780 U5_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U2_U608         U5_U2_N03610 U5_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U628         U5_N168831152 PH1 U5_N16875107 N16883153 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U609         U5_N16777880 U5_N16777884 U5_N16777867 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U5_G4         0 U5_N16778000 HICCUP 0 {0.1m* (1 + 9*FASTSS)}
X_U5_U610         U5_N16777952 U5_N16864724 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U5_S4    U5_H_END 0 U5_N16778000 0 HICCUP1_U5_S4 
E_U5_ABM9         U5_N16793743 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
V_U5_V2         U5_N16777884 0 128
C_U5_C5         0 U5_N16777841  1n  
X_U5_U612         U5_N16778000 U5_N16778004 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R5         U5_N16777952 U5_N16777947  1  
X_U5_S3    U5_N16777933 0 U5_N16777880 0 HICCUP1_U5_S3 
X_U5_U30         U5_N16777867 U5_H_END HICCUP U5_HICCUP_N SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U5_C6         0 U5_N16777880  2n IC=0 
C_U5_C8         0 U5_N16777952  1n  
X_U5_U627         U5_N16792752 U5_N16873139 U5_N16777926 U5_N16777933
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U619         U10_N16817296 FBI U10_N16817256 U10_N16819234
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U617         HICCUP U10_N16818724 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V6         U10_N16817256 0 20m
X_U10_U625         SS_DONE U10_N16819234 UVP AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U621         U10_N16818724 U10_N16818947 U10_HICC_RES AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U622         U10_N16818724 U10_N16818942 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U10_V2         U10_N16787180 0 920m
V_U10_V3         U10_N16627165 0 1.07
V_U10_V7         U10_N16817296 0 0.390
X_U10_S19    PGOOD_EN 0 PG AGND PGOOD_U10_S19 
X_U10_U614         FBI U10_N16627165 U10_N16626981 U10_N16825054
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U10_V1         U10_N16625533 0 20m
R_U10_R288         U10_N16825054 U10_PGOOD_OV  72.15  
X_U10_U624         UVP U10_HICC_RES U10_UVP_LATCH U10_UVP_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U613         U10_N16787180 FBI U10_N16625533 U10_N16824943
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U10_C164         0 U10_PGOOD_OV  1n  
V_U10_V4         U10_N16626981 0 20m
R_U10_R289         U10_N16791609 PGOOD_EN  145.743  
C_U10_C165         0 PGOOD_EN  1u  
X_U10_U618         U10_PGOOD_UV U10_PGOOD_OV U10_N16791609 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C162         0 U10_N16818947  1n  
R_U10_R286         U10_N16818942 U10_N16818947  1k  
R_U10_R287         U10_N16824943 U10_PGOOD_UV  72.15  
C_U10_C163         0 U10_PGOOD_UV  1n  
X_U3_S30    U3_RMPOKBAR 0 U3_N16802467 RAMP Oscillator_mod_U3_S30 
V_U3_V53         U3_VDC 0 10
X_U3_U677         RMPOK U3_RMPOKBAR U3_RAMP_COMP U3_S1 CLK 0 dffsr_rhpbasic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_F1    U3_N16802327 U3_N16802335 U3_VDC U3_N16802340 Oscillator_mod_U3_F1 
V_U3_V50         U3_S1 0 1
D_U3_D70         U3_N16802340 U3_VDC D_D1 
X_U3_U679         TOFFBAR FPWM_GATE U3_N16836023 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U3_D72         ISLOPE U3_VDC D_D1 
X_U3_S26    U3_DISCHARGE 0 RAMP 0 Oscillator_mod_U3_S26 
X_U3_F2    U3_N16802335 U3_N16802392 U3_VDC ISLOPE Oscillator_mod_U3_F2 
X_U3_U680         SS_DONE U3_N16806508 FPWM_GATE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V47         U3_N16845023 0 {VOSC}
X_U3_U146         HICCUP SDWN U3_N16835917 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U145         U3_N16835924 U3_N16835917 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM7         U3_N16802327 0 VALUE { LIMIT(V(U3_N16802453),
+ {FSMIN_ratio},1.9)    }
X_U3_F3    U3_N16802392 U3_N16802462 U3_VDC U3_N16802467 Oscillator_mod_U3_F3 
X_U3_U131         RAMP U3_N16845023 U3_RAMP_COMP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U3_D71         U3_N16802467 U3_VDC D_D1 
X_U3_U685         CONT U3_CLK_RT U3_N16835924 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S29    U3_DISCHARGE 0 ISLOPE 0 Oscillator_mod_U3_S29 
C_U3_C79         RAMP 0  3.3p IC=0 
V_U3_V54         U3_N16806508 0 0Vdc
V_U3_V51         U3_N16802453 0 {VREF}
X_U3_U137         SDWN CLK U3_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C150         ISLOPE 0  3.3p IC=0 
X_U3_U684         U3_N16836023 RMPOK U3_CLK_RT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U3_R1         U3_N16802462 0  {RT}  
X_U3_S28    U3_RMPOKBAR 0 U3_N16802340 ISLOPE Oscillator_mod_U3_S28 
E_E2         EN_INT 0 EN AGND 1
D_U6_D16         U6_HSRAMP U6_V5 D_D1 
C_U6_C183         U6_N16877871 0  100f  
X_U6_U826         U6_PH1_1 U6_N16878949 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
V_U6_V3         U6_N16758010 0 1
X_U6_S8    U6_N16877905 0 U6_N16877871 U6_N16877993 GmIphase_mod_U6_S8 
V_U6_V2         U6_V5 0 5
E_U6_E3         U6_VSLOPE2 0 RAMP 0 1
G_U6_ABMII1         0 U6_N16831525 VALUE { if( V(SDWN)< 0.5, LIMIT(V(ISLOPE)* 
+ {1/RVTOI_SLOPE}, 0 ,10),0)    }
C_U6_C184         U6_N16877993 0  20p  
X_U6_U838         SDWN U6_N16756335 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_H1    0 U6_N16831525 U6_N168315102 0 GmIphase_mod_U6_H1 
X_U6_U828         PH1 HDRV_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R282         U6_N16877993 0  5e9  
R_U6_R280         PH1 U6_N16877786  144.3  
D_U6_D10         U6_N16878836 U6_N16878833 D_D2 
E_U6_E4         U6_VOFFSET1 0 U6_N16877993 0 1
X_U6_U841         U6_N16757793 CONT U6_HS_ON U6_N16841488 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U6_ABMII3         U6_V5 U6_HSRAMP VALUE { if(V(SDWN) <0.5, 518.75u,0)    }
X_U6_U829         HDRV_N U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U6_C181         U6_N16877786 0  1p  
G_U6_ABMII2         U6_N16831525 0 VALUE { if( V(SDWN)< 0.5, LIMIT((V(COMP))* 
+ {1/RVTOI_HS}, 0 ,20),0)    }
X_U6_U839         U6_SET CLK U6_HS_ON OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U6_V1         U6_N16756364 0 1
D_U6_D17         U6_N16877786 PH1 D_D1 
C_U6_C178         0 U6_HSRAMP  3.3n IC=0 
R_U6_R278         U6_HS_CMD VIN_1  {RSENSE_HS}  
X_U6_U612         VREF FBI U6_N16879057 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_U6_ABMII4         U6_N16831569 0 VALUE { if( V(SDWN)< 0.5 ,
+  LIMIT((V(U6_VOFFSET1))* {1/RVTOI_SLOPE}, -1 ,10),0)    }
G_U6_ABMII6         U6_N16831569 0 VALUE { LIMIT(V(U6_N168315102),0,10)    }
X_U6_U843         U6_HS_TIMEOUT U6_N16757793 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U6_U835         U6_HS_CMD SW U6_HS_COMP_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_H2    0 U6_N16831569 U6_N16837101 0 GmIphase_mod_U6_H2 
X_U6_S7    U6_N16877786 0 U6_VSLOPE2 U6_N16877871 GmIphase_mod_U6_S7 
G_U6_ABMII5         U6_HS_CMD 0 VALUE { LIMIT(V(U6_N16837101)*1,
+ {RDSHS*IMINPK/RSENSE_HS},{RDSHS*IMAXPK/RSENSE_HS})    }
X_U6_U836         U6_HS_COMP_OUT H_BLNCK U6_N16839772 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U848         PH1 U6_N16877890 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U629         U6_HS_ON U6_N16820315 U6_PH1_1 U6_PH1_1B SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R4         U6_N16878860 0  1Meg  
X_U6_U834         SDWN U6_N16879057 U6_N16878860 U6_PREBIAS
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_S1    U6_N16841488 0 U6_HSRAMP 0 GmIphase_mod_U6_S1 
D_U6_D18         U6_N16877905 U6_N16877890 D_D1 
X_U6_U844         U6_GT_PK U6_HS_TIMEOUT U6_N16820315 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R283         U6_N16839772 U6_GT_PK  5  
X_U6_U827         U6_N16878949 U6_PH1_1 U6_N16878836 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R281         U6_N16877890 U6_N16877905  144.3  
X_U6_U840         U6_SET U6_N16744485 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U6_U846         FPWM_GATE U6_FPWM_GATE_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U6_C185         0 U6_GT_PK  1n  
C_U6_C177         0 U6_N16878833  1.443n  
C_U6_C182         U6_N16877905 0  1p  
X_U6_U825         U6_N16878836 U6_N16878833 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U842         U6_HSRAMP U6_N16758010 U6_HS_TIMEOUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U6_R276         U6_N16878836 U6_N16878833  60  
X_U6_U677         U6_SET N16744338 U6_N16756335 U6_N16756364 U6_N16744485 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R6         VIN_1 VIN_0  1m  
X_U2_U4         VREF U2_N16727106 SS_DONE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U2_V8         U2_N16736482 0 1.1
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V5         U2_N16727106 0 0.95
V_U2_V1         U2_N16645820 0 1.2
G_U2_ABMII1         U2_N16645820 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, {1u*
+  (1+ 4*FASTSS))}    }
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
E_U2_E3         VREF 0 U2_N16741787 0 1
C_U2_C1         U2_SS_INT 0  4n IC={MODE} 
E_U2_ABM9         U2_N16741787 0 VALUE { MIN(V(U2_SS_INT) ,1.00)    }
D_U2_D62         U2_SS_INT U2_N16645820 D_D1 
X_U2_U5         U2_SS_INT U2_N16736482 PGOODDEL COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_R17         PGND PGND_0  1m  
C_U4_C182         PGND SW  10p  
X_U4_U10         U4_N16894565 U4_N16894591 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U4_U618         U4_N16893159 PH2 U4_LDRV_INT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U4_C181         0 U4_N16840592  3.3p   
E_U4_ABM176         U4_N16825002 0 VALUE { LIMIT(V(U4_N16825000), 
+ {VCOMP_MAXVY/2},{IMAXNEG/2*GAIN_COMP2I})    }
R_U4_R1         U4_N16840587 0  12.6k  
X_U4_S2    LDRV 0 SW PGND Driver_mod_U4_S2 
X_U4_U687         PH2 U4_N16893079 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15N
E_U4_ABM177         U4_N16825004 0 VALUE { LIMIT(V(U4_N16825002)*
+ {RSENSE_LS/RVTOI_LS}, 10,-10)    }
X_U4_U17         PH1 U4_LDRV_N U4_N16894615 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V10         SW U4_N16835331 -0.25
V_U4_V7         COMP U4_N16825000 {VCOMP_MIN}
X_U4_U15         U4_N16894615 U4_N16894652 HDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U16         U4_LDRV_INT1 U4_LDRV_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_E7         0 U4_N16825022 U4_N16825004 0 1
V_U4_V13         U4_VDC 0 3.3
X_U4_U13         U4_N16894615 U4_N16894652 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
V_U4_V14         VIN_1 U4_N16822220 0
X_U4_U652         U4_LDRV_INT U4_N16819744 U4_N16819764 U4_LDRV_INT1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R11         PH2 U4_N16819965  57.72  
X_U4_U617         U4_SWIN U4_N16892999 U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U4_D70         VCC BOOT D_D1 
V_U4_V12         U4_N16840544 0 1
X_U4_U661         U4_VY_OK U4_ZX_NEG_VY U4_LS_READY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U615         U4_ZCD U4_L_BLNCK U4_ZX_NEG_VY AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R12         PH1 U4_N16820237  57.72  
V_U4_V11         U4_N16822220 U4_N168354081 -0.25
E_U4_E1         U4_N16892999 0 U4_ZCDTHRESH 0 1
C_U4_C8         0 U4_N16819965  1n   
X_U4_U686         U4_N16840592 VREF TOFF_TIMEOUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U4_E8         U4_VY_CMD 0 U4_N16825004 0 {1/RDSLS}
X_U4_U611         U4_N16819965 PH2 U4_L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D67         SW U4_N168354081 D_body 
D_U4_D68         PGND U4_N16835331 D_body 
X_U4_U650         HICCUP U4_N16819744 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C9         0 U4_N16820237  1n   
E_U4_E5         U4_SWIN 0 SW PGND 1
X_U4_S3    PH1 0 U4_N16840592 0 Driver_mod_U4_S3 
X_U4_U610         PH1 PH1 U4_HDRV_INT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM173         U4_ZCDTHRESH 0 VALUE { if(V(FPWM_GATE) >0.5, 
+ {(IMAXNEG*RDSLS)}, 0)    }
X_U4_U612         U4_N16820237 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D66         U4_N16820237 PH1 D_D1 
X_U4_U651         SDWN U4_N16819764 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U680         U4_LS_READY PH1 CONT U4_CONTBAR SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U14         U4_LDRV_INT1 HDRV_N U4_N16894565 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_S1    HDRV 0 U4_N16822220 SW Driver_mod_U4_S1 
X_U4_F3    U4_N16840544 U4_N16840587 U4_VDC U4_N16840592 Driver_mod_U4_F3 
X_U4_U681         U4_N16893089 U4_ZX_NEG_VY U4_N16893159 N16892964
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U683         U4_N16838201 U4_L_BLNCK U4_VY_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U12         U4_N16894565 U4_N16894591 LDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D71         U4_N16840592 U4_VDC D_D1 
X_U4_U684         U4_SWIN U4_N16825022 U4_N16838201 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U616         U4_N16893079 PH2 U4_N16893089 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V15         FFWD 0 0Vdc
R_R18         PGND PGND_1  1m  
E_E1         FBI 0 FB AGND 1
.ENDS LMR33620C_TRANS
*$
.PARAM  cramp=3.3p gain_comp2i={{imaxpk-iminpk}/{vcomp_maxpk-vcomp_min}}
+  rdsls=66m vcomp_maxvy={{imaxvy}/{gain_comp2i}} fsmin_ratio=0.1 rt=
+ {gain_ramp/(cramp*vosc*freq)} rvtoi_ls={rvtoi_hs/pk2vl} imaxneg=0 iclamp=0
+  rdshs=95m vcomp_min=0.16 iminpk=0.65 imaxpk=3.5 vcomp_max=1 gain_ramp=0.25
+  rvtoi_hs={rsense_hs/gain_comp2i/rdshs} rsense_ls={rsense_hs*rdsls/rdshs}
+  freq=2100k gain_slope2i={1.8/gain_comp2i/vosc} gain_lowslope2i=
+ {2.1/gain_comp2i/vosc} vcomp_maxpk=1 rsense_hs=3825 vosc=1 pk2vl=2 rvtoi_slope=
+ {rvtoi_hs/gain_slope2i} imaxvy=2.45 vref=1
*$
.subckt ERROR_AMPLIFIER_mod_U1_F4 1 2 3 4  
F_U1_F4         3 4 VF_U1_F4 40k
VF_U1_F4         1 2 0V
.ends ERROR_AMPLIFIER_mod_U1_F4
*$
.subckt ERROR_AMPLIFIER_mod_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_mod_U1_H1
*$
.subckt ERROR_AMPLIFIER_mod_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=1e9 Ron=100m Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_mod_U1_S2
*$
.subckt ERROR_AMPLIFIER_mod_U1_F3 1 2 3 4  
F_U1_F3         3 4 VF_U1_F3 875k
VF_U1_F3         1 2 0V
.ends ERROR_AMPLIFIER_mod_U1_F3
*$
.subckt HICCUP1_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP1_U5_S4
*$
.subckt HICCUP1_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e11 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP1_U5_S3
*$
.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=35 Voff=0.2 Von=0.8
.ends PGOOD_U10_S19
*$
.subckt Oscillator_mod_U3_S30 1 2 3 4  
S_U3_S30         3 4 1 2 _U3_S30
RS_U3_S30         1 2 1G
.MODEL         _U3_S30 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U3_S30
*$
.subckt Oscillator_mod_U3_F1 1 2 3 4  
F_U3_F1         3 4 VF_U3_F1 230m
VF_U3_F1         1 2 0V
.ends Oscillator_mod_U3_F1
*$
.subckt Oscillator_mod_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_mod_U3_S26
*$
.subckt Oscillator_mod_U3_F2 1 2 3 4  
F_U3_F2         3 4 VF_U3_F2 20m
VF_U3_F2         1 2 0V
.ends Oscillator_mod_U3_F2
*$
.subckt Oscillator_mod_U3_F3 1 2 3 4  
F_U3_F3         3 4 VF_U3_F3 250m
VF_U3_F3         1 2 0V
.ends Oscillator_mod_U3_F3
*$
.subckt Oscillator_mod_U3_S29 1 2 3 4  
S_U3_S29         3 4 1 2 _U3_S29
RS_U3_S29         1 2 1G
.MODEL         _U3_S29 VSWITCH Roff=1e9 Ron=200m Voff=0.2 Von=0.8
.ends Oscillator_mod_U3_S29
*$
.subckt Oscillator_mod_U3_S28 1 2 3 4  
S_U3_S28         3 4 1 2 _U3_S28
RS_U3_S28         1 2 1G
.MODEL         _U3_S28 VSWITCH Roff=5e9 Ron=200m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U3_S28
*$
.subckt GmIphase_mod_U6_S8 1 2 3 4  
S_U6_S8         3 4 1 2 _U6_S8
RS_U6_S8         1 2 1G
.MODEL         _U6_S8 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends GmIphase_mod_U6_S8
*$
.subckt GmIphase_mod_U6_H1 1 2 3 4  
H_U6_H1         3 4 VH_U6_H1 1
VH_U6_H1         1 2 0V
.ends GmIphase_mod_U6_H1
*$
.subckt GmIphase_mod_U6_H2 1 2 3 4  
H_U6_H2         3 4 VH_U6_H2 1
VH_U6_H2         1 2 0V
.ends GmIphase_mod_U6_H2
*$
.subckt GmIphase_mod_U6_S7 1 2 3 4  
S_U6_S7         3 4 1 2 _U6_S7
RS_U6_S7         1 2 1G
.MODEL         _U6_S7 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends GmIphase_mod_U6_S7
*$
.subckt GmIphase_mod_U6_S1 1 2 3 4  
S_U6_S1         3 4 1 2 _U6_S1
RS_U6_S1         1 2 1G
.MODEL         _U6_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2V Von=0.8V
.ends GmIphase_mod_U6_S1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.subckt Driver_mod_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron={RDSLS} Voff=0.2 Von=0.5
.ends Driver_mod_U4_S2
*$
.subckt Driver_mod_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 VSWITCH Roff=1e9 Ron=100m Voff=0.2 Von=0.8
.ends Driver_mod_U4_S3
*$
.subckt Driver_mod_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron={RDSHS} Voff=0.2 Von=0.5
.ends Driver_mod_U4_S1
*$
.subckt Driver_mod_U4_F3 1 2 3 4  
F_U4_F3         3 4 VF_U4_F3 250m
VF_U4_F3         1 2 0V
.ends Driver_mod_U4_F3
*$
.model D_D d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.5
+ n=0.1
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen
*$
.model D_D2 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
*$
.model D_body d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.6
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$