The recent market battle between VHDL and Verilog HDL has obscured the larger issueof whether either of these languages is adequate for next-generation design. Can they beextended, or do we need an entirely new language that's constructed to handle system-leveldesign descriptions, behavioral and logic synthesis, simulation, and formalverification? If so, how should that language be created?