`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  6 2021 02:36:51 CST (May  5 2021 18:36:51 UTC)

module SobelFilter_gen000001_4_0(in1, out1);
  input [8:0] in1;
  output [11:0] out1;
  wire [8:0] in1;
  wire [11:0] out1;
  assign out1[0] = in1[0];
  assign out1[1] = in1[1];
  assign out1[2] = in1[2];
  assign out1[3] = in1[3];
  assign out1[4] = in1[4];
  assign out1[5] = in1[5];
  assign out1[6] = in1[6];
  assign out1[7] = in1[7];
  assign out1[8] = in1[8];
  assign out1[9] = 1'b0;
  assign out1[10] = 1'b1;
  assign out1[11] = 1'b0;
endmodule


