
---------- Begin Simulation Statistics ----------
final_tick                                 6298560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79501                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725120                       # Number of bytes of host memory used
host_op_rate                                   127334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   125.78                       # Real time elapsed on the host
host_tick_rate                               50074277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006299                       # Number of seconds simulated
sim_ticks                                  6298560500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9270263                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8611844                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.259712                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.259712                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    979669                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   520325                       # number of floating regfile writes
system.cpu.idleCycles                          131557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                81732                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1385132                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.453875                       # Inst execution rate
system.cpu.iew.exec_refs                      4576269                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1573160                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1127036                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3246328                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                947                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2443                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1629200                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19788100                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3003109                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            161243                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18314645                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9789                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2289625                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70472                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2302846                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            339                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        51674                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          30058                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24132215                       # num instructions consuming a value
system.cpu.iew.wb_count                      18186965                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560491                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13525892                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.443740                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18245383                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29986180                       # number of integer regfile reads
system.cpu.int_regfile_writes                14635494                       # number of integer regfile writes
system.cpu.ipc                               0.793832                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.793832                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            235271      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13110501     70.96%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   97      0.00%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43419      0.24%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135276      0.73%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1414      0.01%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9105      0.05%     73.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                28267      0.15%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20584      0.11%     73.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256665      1.39%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6741      0.04%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            5666      0.03%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2847      0.02%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2994244     16.21%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1227518      6.64%     97.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           40592      0.22%     98.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         357678      1.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18475891                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  931857                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1833029                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       873037                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1038082                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      277206                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015004                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  134753     48.61%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    192      0.07%     48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1029      0.37%     49.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29566     10.67%     59.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   37      0.01%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101484     36.61%     96.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8471      3.06%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               638      0.23%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1035      0.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17585969                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47880119                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17313928                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          22521691                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19786680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18475891                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1420                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3771362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18598                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            217                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5891535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12465565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.482154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.105751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6903144     55.38%     55.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1208021      9.69%     65.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1091099      8.75%     73.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1039090      8.34%     82.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              662790      5.32%     87.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              611621      4.91%     92.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              570548      4.58%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              198167      1.59%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              181085      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12465565                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.466676                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            251556                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            90542                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3246328                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1629200                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7490752                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12597122                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            884                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1962134                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1443783                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             69560                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               977865                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  975830                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.791894                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  199483                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           26617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              14444                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12173                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1465                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3764910                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69265                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11954341                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.339821                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.226648                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6950207     58.14%     58.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1577150     13.19%     71.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1119393      9.36%     80.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          816840      6.83%     87.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          154171      1.29%     88.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          409000      3.42%     92.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          123551      1.03%     93.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85006      0.71%     93.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          719023      6.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11954341                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        719023                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3512730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3512730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3512730                       # number of overall hits
system.cpu.dcache.overall_hits::total         3512730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102674                       # number of overall misses
system.cpu.dcache.overall_misses::total        102674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5678706993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5678706993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5678706993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5678706993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3615404                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3615404                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3615404                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3615404                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55308.130520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55308.130520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55308.130520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55308.130520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.490979                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41420                       # number of writebacks
system.cpu.dcache.writebacks::total             41420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44890                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57784                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3453101993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3453101993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3453101993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3453101993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015983                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015983                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015983                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59758.791240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59758.791240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59758.791240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59758.791240                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2094317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2094317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3025423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3025423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2160142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2160142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45961.610330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45961.610330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44876                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44876                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    837182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    837182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39962.862189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39962.862189                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2653283993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2653283993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72004.233303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72004.233303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615919993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615919993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71017.238849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71017.238849                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.184231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3570514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.790703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.184231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7288592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7288592                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1213206                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8304847                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2079068                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                797972                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70472                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               933718                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1397                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20768505                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6799                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3001687                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1573172                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2948                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16744                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1351094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       12960218                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1962134                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1189757                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11033851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  143618                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1100                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7613                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1236172                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 15234                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12465565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.721814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.020481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8955208     71.84%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   158915      1.27%     73.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   310944      2.49%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   184581      1.48%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   294814      2.37%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   230063      1.85%     81.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   349866      2.81%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   149316      1.20%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1831858     14.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12465565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.155760                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.028824                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1232583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1232583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1232583                       # number of overall hits
system.cpu.icache.overall_hits::total         1232583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3588                       # number of overall misses
system.cpu.icache.overall_misses::total          3588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208587499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208587499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208587499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208587499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1236171                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1236171                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1236171                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1236171                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002903                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58134.754459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58134.754459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58134.754459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58134.754459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          482                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2083                       # number of writebacks
system.cpu.icache.writebacks::total              2083                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          995                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          995                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          995                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          995                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160329499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160329499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160329499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160329499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002098                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61831.661782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61831.661782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61831.661782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61831.661782                       # average overall mshr miss latency
system.cpu.icache.replacements                   2083                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1232583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1232583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208587499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208587499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1236171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1236171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58134.754459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58134.754459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          995                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          995                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160329499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160329499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61831.661782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61831.661782                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.042630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1235176                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            476.350174                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.042630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2474935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2474935                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1237505                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1665                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      839925                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  551109                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8505                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 339                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 173931                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6298560500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70472                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1538435                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3628874                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13043                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2533831                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4680910                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20406074                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10417                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 814835                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 733915                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3107153                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              45                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            26446253                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    54849273                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 33765209                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1086436                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5017375                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     764                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3932001                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31004368                       # The number of ROB reads
system.cpu.rob.writes                        40076750                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12843                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13320                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 477                       # number of overall hits
system.l2.overall_hits::.cpu.data               12843                       # number of overall hits
system.l2.overall_hits::total                   13320                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44941                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47054                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2113                       # number of overall misses
system.l2.overall_misses::.cpu.data             44941                       # number of overall misses
system.l2.overall_misses::total                 47054                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3229607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3380872500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3229607500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3380872500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.815830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.777741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.779375                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.815830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.777741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.779375                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71587.789872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71863.276296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71850.905343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71587.789872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71863.276296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71850.905343                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28259                       # number of writebacks
system.l2.writebacks::total                     28259                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47053                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47053                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2769899750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2899556250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2769899750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2899556250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.815444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.777741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779359                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.815444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.777741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.779359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61390.388258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61634.136980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61623.196183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61390.388258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61634.136980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61623.196183                       # average overall mshr miss latency
system.l2.replacements                          39304                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41420                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2077                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2077                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2077                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2077                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1039                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2549564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2549564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71222.839903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71222.839903                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183131750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183131750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60986.444395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60986.444395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.815830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71587.789872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71587.789872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.815444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61390.388258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61390.388258                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    680043500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    680043500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.436509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.436509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74370.461505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74370.461505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.436509                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.436509                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64169.728784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64169.728784                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7731.628427                       # Cycle average of tags in use
system.l2.tags.total_refs                      119706                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.520339                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.612316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       270.621361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7405.394750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.033035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8076                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1005160                       # Number of tag accesses
system.l2.tags.data_accesses                  1005160                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001287107500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47053                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28259                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47053                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28259                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47053                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.830576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.159243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.354131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1746     99.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.471266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1668     95.15%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.23%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               65      3.71%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3011392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    478.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6286746500                       # Total gap between requests
system.mem_ctrls.avgGap                      83476.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21460141.567267633975                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 456597027.209629893303                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 286846494.528392672539                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2112                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44941                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28259                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59958000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1286894750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 135134394250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28389.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28635.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4781994.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2876224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3011392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2112                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44941                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47053                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21460142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    456647832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        478107974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21460142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21460142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    287141165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       287141165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    287141165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21460142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    456647832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       765249139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47048                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28230                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               464702750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1346852750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9877.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28627.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40087                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25635                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9556                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   504.164085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.343946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.789622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2638     27.61%     27.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1517     15.87%     43.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          657      6.88%     50.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          446      4.67%     55.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          342      3.58%     58.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          225      2.35%     60.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          398      4.16%     65.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          223      2.33%     67.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3110     32.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9556                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3011072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              478.057169                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              286.846495                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35492940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18864945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174116040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75846600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 496629120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1576718040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1090884960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3468552645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.689740                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2805937500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    210080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3282543000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32736900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17400075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161806680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71514000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 496629120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1546841490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1116044160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3442972425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.628460                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2873977250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    210080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3214503250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28259                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10162                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4819968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4819968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4819968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47053                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47053    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47053                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49627500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58816250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2083                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20948                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7266                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       172840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180106                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6349056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6648128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39307                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99681                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095006                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98773     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    908      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99681                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6298560500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103369000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3890997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86676000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
