{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600457000389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600457000407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 15:23:20 2020 " "Processing started: Fri Sep 18 15:23:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600457000407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600457000407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600457000407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600457000963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "experiment5.sv(56) " "Verilog HDL information at experiment5.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/rtl/experiment5.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1600457010982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab1-group03-tuesday/exercise/rtl/experiment5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab1-group03-tuesday/exercise/rtl/experiment5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment5 " "Found entity 1: experiment5" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/rtl/experiment5.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600457010984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600457010984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab1-group03-tuesday/exercise/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab1-group03-tuesday/exercise/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600457010986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600457010986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment5 " "Elaborating entity \"experiment5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600457011026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_LED experiment5.sv(49) " "Verilog HDL or VHDL warning at experiment5.sv(49): object \"GREEN_LED\" assigned a value but never read" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/rtl/experiment5.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600457011028 "|experiment5"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "experiment5.sv(214) " "Verilog HDL Conditional Statement error at experiment5.sv(214): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/rtl/experiment5.sv" 214 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1600457011031 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600457011037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/syn/output_files/experiment5.map.smsg " "Generated suppressed messages file C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/exercise/syn/output_files/experiment5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600457011057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600457011191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 18 15:23:31 2020 " "Processing ended: Fri Sep 18 15:23:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600457011191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600457011191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600457011191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600457011191 ""}
