

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_160_15'
================================================================
* Date:           Wed Feb 26 23:19:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_160_15  |        ?|        ?|        59|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    747|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   45|    3330|   6624|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|    1275|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   45|    4605|   7471|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|       4|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U71  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U72  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U73  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U74  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U75  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U76  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U77  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U78  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U79  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U89   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U80   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U81   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U82   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U83   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U84   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U85   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U86   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U87   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U88   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    |sparsemux_7_2_8_1_1_U99             |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U100            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U101            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U102            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U103            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U104            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U105            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U106            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |sparsemux_7_2_8_1_1_U107            |sparsemux_7_2_8_1_1             |        0|   0|    0|    9|    0|
    |uitofp_32ns_32_4_no_dsp_1_U90       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U91       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U92       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U93       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U94       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U95       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U96       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U97       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_4_no_dsp_1_U98       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  45| 3330| 6624|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln160_fu_541_p2       |         +|   0|  0|   10|           2|           1|
    |add_ln317_fu_777_p2       |         +|   0|  0|   16|           9|           8|
    |result_1_fu_857_p2        |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_791_p2        |         -|   0|  0|   15|           7|           8|
    |icmp_ln160_fu_535_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln175_fu_898_p2      |      icmp|   0|  0|   30|          23|           1|
    |lshr_ln18_fu_817_p2       |      lshr|   0|  0|  242|          79|          79|
    |output_pixel_3_fu_908_p3  |    select|   0|  0|    8|           1|           2|
    |result_2_fu_862_p3        |    select|   0|  0|   32|           1|          32|
    |result_3_fu_880_p3        |    select|   0|  0|   31|           1|           1|
    |select_ln18_fu_801_p3     |    select|   0|  0|    9|           1|           9|
    |val_fu_849_p3             |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_823_p2        |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  747|         238|         318|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    2|          4|
    |k_6_fu_154               |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv268_1_1_reg_1264               |  32|   0|   32|          0|
    |conv268_1_2_reg_1339               |  32|   0|   32|          0|
    |conv268_1_reg_1189                 |  32|   0|   32|          0|
    |conv268_2_1_reg_1289               |  32|   0|   32|          0|
    |conv268_2_2_reg_1359               |  32|   0|   32|          0|
    |conv268_2_reg_1214                 |  32|   0|   32|          0|
    |conv268_3_reg_1314                 |  32|   0|   32|          0|
    |conv268_s_reg_1239                 |  32|   0|   32|          0|
    |conv_reg_1169                      |  32|   0|   32|          0|
    |dc_reg_1379                        |  32|   0|   32|          0|
    |icmp_ln160_reg_1150                |   1|   0|    1|          0|
    |k_6_fu_154                         |   2|   0|    2|          0|
    |k_reg_1138                         |   2|   0|    2|          0|
    |mul273_1_1_reg_1284                |  32|   0|   32|          0|
    |mul273_1_2_reg_1354                |  32|   0|   32|          0|
    |mul273_1_reg_1209                  |  32|   0|   32|          0|
    |mul273_2_1_reg_1309                |  32|   0|   32|          0|
    |mul273_2_2_reg_1369                |  32|   0|   32|          0|
    |mul273_2_reg_1234                  |  32|   0|   32|          0|
    |mul273_3_reg_1334                  |  32|   0|   32|          0|
    |mul273_s_reg_1259                  |  32|   0|   32|          0|
    |mul_reg_1184                       |  32|   0|   32|          0|
    |output_pixel_1_fu_162              |   8|   0|    8|          0|
    |output_pixel_2_fu_166              |   8|   0|    8|          0|
    |output_pixel_fu_158                |   8|   0|    8|          0|
    |sum_1_reg_1229                     |  32|   0|   32|          0|
    |sum_2_reg_1254                     |  32|   0|   32|          0|
    |sum_3_reg_1279                     |  32|   0|   32|          0|
    |sum_4_reg_1304                     |  32|   0|   32|          0|
    |sum_5_reg_1329                     |  32|   0|   32|          0|
    |sum_6_reg_1349                     |  32|   0|   32|          0|
    |sum_7_reg_1364                     |  32|   0|   32|          0|
    |sum_8_reg_1374                     |  32|   0|   32|          0|
    |sum_reg_1204                       |  32|   0|   32|          0|
    |tmp_1_reg_1199                     |   8|   0|    8|          0|
    |tmp_2_reg_1274                     |   8|   0|    8|          0|
    |tmp_3_reg_1164                     |   8|   0|    8|          0|
    |tmp_4_reg_1224                     |   8|   0|    8|          0|
    |tmp_5_reg_1299                     |   8|   0|    8|          0|
    |tmp_6_reg_1179                     |   8|   0|    8|          0|
    |tmp_7_reg_1249                     |   8|   0|    8|          0|
    |tmp_8_reg_1324                     |   8|   0|    8|          0|
    |tmp_s_reg_1154                     |   8|   0|    8|          0|
    |val_reg_1389                       |  32|   0|   32|          0|
    |xs_sign_reg_1384                   |   1|   0|    1|          0|
    |icmp_ln160_reg_1150                |  64|  32|    1|          0|
    |k_reg_1138                         |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1275|  64| 1150|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_160_15|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_160_15|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_160_15|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_160_15|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_160_15|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_160_15|  return value|
|channels                   |   in|   32|     ap_none|                                  channels|        scalar|
|window_load                |   in|    8|     ap_none|                               window_load|        scalar|
|window_1_load              |   in|    8|     ap_none|                             window_1_load|        scalar|
|window_2_load              |   in|    8|     ap_none|                             window_2_load|        scalar|
|window_9_load              |   in|    8|     ap_none|                             window_9_load|        scalar|
|window_10_load             |   in|    8|     ap_none|                            window_10_load|        scalar|
|window_11_load             |   in|    8|     ap_none|                            window_11_load|        scalar|
|window_18_load             |   in|    8|     ap_none|                            window_18_load|        scalar|
|window_19_load             |   in|    8|     ap_none|                            window_19_load|        scalar|
|window_20_load             |   in|    8|     ap_none|                            window_20_load|        scalar|
|window_3_load_1            |   in|    8|     ap_none|                           window_3_load_1|        scalar|
|window_4_load_1            |   in|    8|     ap_none|                           window_4_load_1|        scalar|
|window_5_load_1            |   in|    8|     ap_none|                           window_5_load_1|        scalar|
|window_12_load_2           |   in|    8|     ap_none|                          window_12_load_2|        scalar|
|window_13_load_2           |   in|    8|     ap_none|                          window_13_load_2|        scalar|
|window_14_load_2           |   in|    8|     ap_none|                          window_14_load_2|        scalar|
|window_21_load_1           |   in|    8|     ap_none|                          window_21_load_1|        scalar|
|window_22_load_1           |   in|    8|     ap_none|                          window_22_load_1|        scalar|
|window_23_load_1           |   in|    8|     ap_none|                          window_23_load_1|        scalar|
|window_6_load_1            |   in|    8|     ap_none|                           window_6_load_1|        scalar|
|window_7_load_1            |   in|    8|     ap_none|                           window_7_load_1|        scalar|
|window_8_load_1            |   in|    8|     ap_none|                           window_8_load_1|        scalar|
|window_15_load_1           |   in|    8|     ap_none|                          window_15_load_1|        scalar|
|window_16_load_1           |   in|    8|     ap_none|                          window_16_load_1|        scalar|
|window_17_load_1           |   in|    8|     ap_none|                          window_17_load_1|        scalar|
|window_24_load_1           |   in|    8|     ap_none|                          window_24_load_1|        scalar|
|window_25_load_1           |   in|    8|     ap_none|                          window_25_load_1|        scalar|
|window_26_load_1           |   in|    8|     ap_none|                          window_26_load_1|        scalar|
|mux_case_014216_reload     |   in|   32|     ap_none|                    mux_case_014216_reload|        scalar|
|mux_case_032243_reload     |   in|   32|     ap_none|                    mux_case_032243_reload|        scalar|
|mux_case_097270_reload     |   in|   32|     ap_none|                    mux_case_097270_reload|        scalar|
|mux_case_116225_reload     |   in|   32|     ap_none|                    mux_case_116225_reload|        scalar|
|mux_case_134252_reload     |   in|   32|     ap_none|                    mux_case_134252_reload|        scalar|
|mux_case_199279_reload     |   in|   32|     ap_none|                    mux_case_199279_reload|        scalar|
|mux_case_218234_reload     |   in|   32|     ap_none|                    mux_case_218234_reload|        scalar|
|mux_case_236261_reload     |   in|   32|     ap_none|                    mux_case_236261_reload|        scalar|
|mux_case_2101288_reload    |   in|   32|     ap_none|                   mux_case_2101288_reload|        scalar|
|filter_divisor             |   in|   32|     ap_none|                            filter_divisor|        scalar|
|output_pixel_2_out         |  out|    8|      ap_vld|                        output_pixel_2_out|       pointer|
|output_pixel_2_out_ap_vld  |  out|    1|      ap_vld|                        output_pixel_2_out|       pointer|
|output_pixel_1_out         |  out|    8|      ap_vld|                        output_pixel_1_out|       pointer|
|output_pixel_1_out_ap_vld  |  out|    1|      ap_vld|                        output_pixel_1_out|       pointer|
|output_pixel_out           |  out|    8|      ap_vld|                          output_pixel_out|       pointer|
|output_pixel_out_ap_vld    |  out|    1|      ap_vld|                          output_pixel_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 1
  Pipeline-0 : II = 1, D = 59, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%k_6 = alloca i32 1" [filter_kernel.cpp:160]   --->   Operation 62 'alloca' 'k_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_pixel = alloca i32 1" [filter_kernel.cpp:157]   --->   Operation 63 'alloca' 'output_pixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%output_pixel_1 = alloca i32 1" [filter_kernel.cpp:157]   --->   Operation 64 'alloca' 'output_pixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_pixel_2 = alloca i32 1" [filter_kernel.cpp:157]   --->   Operation 65 'alloca' 'output_pixel_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%filter_divisor_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_divisor"   --->   Operation 66 'read' 'filter_divisor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_2101288_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2101288_reload"   --->   Operation 67 'read' 'mux_case_2101288_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_236261_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_236261_reload"   --->   Operation 68 'read' 'mux_case_236261_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_218234_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_218234_reload"   --->   Operation 69 'read' 'mux_case_218234_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_199279_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_199279_reload"   --->   Operation 70 'read' 'mux_case_199279_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_134252_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134252_reload"   --->   Operation 71 'read' 'mux_case_134252_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_116225_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_116225_reload"   --->   Operation 72 'read' 'mux_case_116225_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_097270_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_097270_reload"   --->   Operation 73 'read' 'mux_case_097270_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_032243_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_032243_reload"   --->   Operation 74 'read' 'mux_case_032243_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_014216_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_014216_reload"   --->   Operation 75 'read' 'mux_case_014216_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%window_26_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_26_load_1"   --->   Operation 76 'read' 'window_26_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%window_25_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_25_load_1"   --->   Operation 77 'read' 'window_25_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%window_24_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_24_load_1"   --->   Operation 78 'read' 'window_24_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%window_17_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_17_load_1"   --->   Operation 79 'read' 'window_17_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%window_16_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_16_load_1"   --->   Operation 80 'read' 'window_16_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%window_15_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_15_load_1"   --->   Operation 81 'read' 'window_15_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%window_8_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_8_load_1"   --->   Operation 82 'read' 'window_8_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%window_7_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_7_load_1"   --->   Operation 83 'read' 'window_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%window_6_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_6_load_1"   --->   Operation 84 'read' 'window_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%window_23_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_23_load_1"   --->   Operation 85 'read' 'window_23_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%window_22_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_22_load_1"   --->   Operation 86 'read' 'window_22_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%window_21_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_21_load_1"   --->   Operation 87 'read' 'window_21_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%window_14_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_14_load_2"   --->   Operation 88 'read' 'window_14_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%window_13_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_13_load_2"   --->   Operation 89 'read' 'window_13_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%window_12_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_12_load_2"   --->   Operation 90 'read' 'window_12_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%window_5_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_5_load_1"   --->   Operation 91 'read' 'window_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%window_4_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_4_load_1"   --->   Operation 92 'read' 'window_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%window_3_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_3_load_1"   --->   Operation 93 'read' 'window_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%window_20_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_20_load"   --->   Operation 94 'read' 'window_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%window_19_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_19_load"   --->   Operation 95 'read' 'window_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%window_18_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_18_load"   --->   Operation 96 'read' 'window_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%window_11_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_11_load"   --->   Operation 97 'read' 'window_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%window_10_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_10_load"   --->   Operation 98 'read' 'window_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%window_9_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_9_load"   --->   Operation 99 'read' 'window_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%window_2_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_2_load"   --->   Operation 100 'read' 'window_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%window_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_1_load"   --->   Operation 101 'read' 'window_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%window_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_load"   --->   Operation 102 'read' 'window_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 103 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.14ns)   --->   "%store_ln160 = store i2 0, i2 %k_6" [filter_kernel.cpp:160]   --->   Operation 104 'store' 'store_ln160' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_164_16"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%k = load i2 %k_6" [filter_kernel.cpp:160]   --->   Operation 106 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i2 %k" [filter_kernel.cpp:160]   --->   Operation 107 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.91ns)   --->   "%icmp_ln160 = icmp_slt  i32 %zext_ln160, i32 %channels_read" [filter_kernel.cpp:160]   --->   Operation 108 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.14ns)   --->   "%add_ln160 = add i2 %k, i2 1" [filter_kernel.cpp:160]   --->   Operation 109 'add' 'add_ln160' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %VITIS_LOOP_188_18.loopexit.exitStub, void %VITIS_LOOP_164_16.split" [filter_kernel.cpp:160]   --->   Operation 110 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.14ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_load_read, i2 1, i8 %window_1_load_read, i2 2, i8 %window_2_load_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 111 'sparsemux' 'tmp_s' <Predicate = (icmp_ln160)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.14ns)   --->   "%switch_ln176 = switch i2 %k, void %arrayidx291.case.2, i2 0, void %arrayidx291.case.0, i2 1, void %VITIS_LOOP_164_16.split.arrayidx291.exit_crit_edge" [filter_kernel.cpp:176]   --->   Operation 112 'switch' 'switch_ln176' <Predicate = (icmp_ln160)> <Delay = 1.14>
ST_1 : Operation 113 [1/1] (1.14ns)   --->   "%store_ln160 = store i2 %add_ln160, i2 %k_6" [filter_kernel.cpp:160]   --->   Operation 113 'store' 'store_ln160' <Predicate = (icmp_ln160)> <Delay = 1.14>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln160 = br void %VITIS_LOOP_164_16" [filter_kernel.cpp:160]   --->   Operation 114 'br' 'br_ln160' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %tmp_s" [filter_kernel.cpp:167]   --->   Operation 115 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [4/4] (7.14ns)   --->   "%conv = uitofp i32 %zext_ln167" [filter_kernel.cpp:167]   --->   Operation 116 'uitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 117 [3/4] (7.14ns)   --->   "%conv = uitofp i32 %zext_ln167" [filter_kernel.cpp:167]   --->   Operation 117 'uitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 118 [2/4] (7.14ns)   --->   "%conv = uitofp i32 %zext_ln167" [filter_kernel.cpp:167]   --->   Operation 118 'uitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 119 [1/1] (1.14ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_3_load_1_read, i2 1, i8 %window_4_load_1_read, i2 2, i8 %window_5_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 119 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/4] (7.14ns)   --->   "%conv = uitofp i32 %zext_ln167" [filter_kernel.cpp:167]   --->   Operation 120 'uitofp' 'conv' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 121 [4/4] (4.34ns)   --->   "%mul = fmul i32 %conv, i32 %mux_case_014216_reload_read" [filter_kernel.cpp:167]   --->   Operation 121 'fmul' 'mul' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %tmp_3" [filter_kernel.cpp:167]   --->   Operation 122 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [4/4] (7.14ns)   --->   "%conv268_1 = uitofp i32 %zext_ln167_1" [filter_kernel.cpp:167]   --->   Operation 123 'uitofp' 'conv268_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 124 [3/4] (4.34ns)   --->   "%mul = fmul i32 %conv, i32 %mux_case_014216_reload_read" [filter_kernel.cpp:167]   --->   Operation 124 'fmul' 'mul' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [3/4] (7.14ns)   --->   "%conv268_1 = uitofp i32 %zext_ln167_1" [filter_kernel.cpp:167]   --->   Operation 125 'uitofp' 'conv268_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 126 [2/4] (4.34ns)   --->   "%mul = fmul i32 %conv, i32 %mux_case_014216_reload_read" [filter_kernel.cpp:167]   --->   Operation 126 'fmul' 'mul' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [2/4] (7.14ns)   --->   "%conv268_1 = uitofp i32 %zext_ln167_1" [filter_kernel.cpp:167]   --->   Operation 127 'uitofp' 'conv268_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 128 [1/1] (1.14ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_6_load_1_read, i2 1, i8 %window_7_load_1_read, i2 2, i8 %window_8_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 128 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/4] (4.34ns)   --->   "%mul = fmul i32 %conv, i32 %mux_case_014216_reload_read" [filter_kernel.cpp:167]   --->   Operation 129 'fmul' 'mul' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/4] (7.14ns)   --->   "%conv268_1 = uitofp i32 %zext_ln167_1" [filter_kernel.cpp:167]   --->   Operation 130 'uitofp' 'conv268_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 131 [4/4] (7.28ns)   --->   "%sum = fadd i32 %mul, i32 0" [filter_kernel.cpp:167]   --->   Operation 131 'fadd' 'sum' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [4/4] (4.34ns)   --->   "%mul273_1 = fmul i32 %conv268_1, i32 %mux_case_032243_reload_read" [filter_kernel.cpp:167]   --->   Operation 132 'fmul' 'mul273_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i8 %tmp_6" [filter_kernel.cpp:167]   --->   Operation 133 'zext' 'zext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [4/4] (7.14ns)   --->   "%conv268_2 = uitofp i32 %zext_ln167_2" [filter_kernel.cpp:167]   --->   Operation 134 'uitofp' 'conv268_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 135 [3/4] (7.28ns)   --->   "%sum = fadd i32 %mul, i32 0" [filter_kernel.cpp:167]   --->   Operation 135 'fadd' 'sum' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [3/4] (4.34ns)   --->   "%mul273_1 = fmul i32 %conv268_1, i32 %mux_case_032243_reload_read" [filter_kernel.cpp:167]   --->   Operation 136 'fmul' 'mul273_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [3/4] (7.14ns)   --->   "%conv268_2 = uitofp i32 %zext_ln167_2" [filter_kernel.cpp:167]   --->   Operation 137 'uitofp' 'conv268_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 138 [2/4] (7.28ns)   --->   "%sum = fadd i32 %mul, i32 0" [filter_kernel.cpp:167]   --->   Operation 138 'fadd' 'sum' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [2/4] (4.34ns)   --->   "%mul273_1 = fmul i32 %conv268_1, i32 %mux_case_032243_reload_read" [filter_kernel.cpp:167]   --->   Operation 139 'fmul' 'mul273_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [2/4] (7.14ns)   --->   "%conv268_2 = uitofp i32 %zext_ln167_2" [filter_kernel.cpp:167]   --->   Operation 140 'uitofp' 'conv268_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 141 [1/1] (1.14ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_9_load_read, i2 1, i8 %window_10_load_read, i2 2, i8 %window_11_load_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 141 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/4] (7.28ns)   --->   "%sum = fadd i32 %mul, i32 0" [filter_kernel.cpp:167]   --->   Operation 142 'fadd' 'sum' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/4] (4.34ns)   --->   "%mul273_1 = fmul i32 %conv268_1, i32 %mux_case_032243_reload_read" [filter_kernel.cpp:167]   --->   Operation 143 'fmul' 'mul273_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/4] (7.14ns)   --->   "%conv268_2 = uitofp i32 %zext_ln167_2" [filter_kernel.cpp:167]   --->   Operation 144 'uitofp' 'conv268_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 145 [4/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul273_1" [filter_kernel.cpp:167]   --->   Operation 145 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [4/4] (4.34ns)   --->   "%mul273_2 = fmul i32 %conv268_2, i32 %mux_case_097270_reload_read" [filter_kernel.cpp:167]   --->   Operation 146 'fmul' 'mul273_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i8 %tmp_1" [filter_kernel.cpp:167]   --->   Operation 147 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [4/4] (7.14ns)   --->   "%conv268_s = uitofp i32 %zext_ln167_3" [filter_kernel.cpp:167]   --->   Operation 148 'uitofp' 'conv268_s' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 149 [3/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul273_1" [filter_kernel.cpp:167]   --->   Operation 149 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [3/4] (4.34ns)   --->   "%mul273_2 = fmul i32 %conv268_2, i32 %mux_case_097270_reload_read" [filter_kernel.cpp:167]   --->   Operation 150 'fmul' 'mul273_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [3/4] (7.14ns)   --->   "%conv268_s = uitofp i32 %zext_ln167_3" [filter_kernel.cpp:167]   --->   Operation 151 'uitofp' 'conv268_s' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 152 [2/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul273_1" [filter_kernel.cpp:167]   --->   Operation 152 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [2/4] (4.34ns)   --->   "%mul273_2 = fmul i32 %conv268_2, i32 %mux_case_097270_reload_read" [filter_kernel.cpp:167]   --->   Operation 153 'fmul' 'mul273_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [2/4] (7.14ns)   --->   "%conv268_s = uitofp i32 %zext_ln167_3" [filter_kernel.cpp:167]   --->   Operation 154 'uitofp' 'conv268_s' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 155 [1/1] (1.14ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_12_load_2_read, i2 1, i8 %window_13_load_2_read, i2 2, i8 %window_14_load_2_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 155 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul273_1" [filter_kernel.cpp:167]   --->   Operation 156 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/4] (4.34ns)   --->   "%mul273_2 = fmul i32 %conv268_2, i32 %mux_case_097270_reload_read" [filter_kernel.cpp:167]   --->   Operation 157 'fmul' 'mul273_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/4] (7.14ns)   --->   "%conv268_s = uitofp i32 %zext_ln167_3" [filter_kernel.cpp:167]   --->   Operation 158 'uitofp' 'conv268_s' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 159 [4/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul273_2" [filter_kernel.cpp:167]   --->   Operation 159 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [4/4] (4.34ns)   --->   "%mul273_s = fmul i32 %conv268_s, i32 %mux_case_116225_reload_read" [filter_kernel.cpp:167]   --->   Operation 160 'fmul' 'mul273_s' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln167_4 = zext i8 %tmp_4" [filter_kernel.cpp:167]   --->   Operation 161 'zext' 'zext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [4/4] (7.14ns)   --->   "%conv268_1_1 = uitofp i32 %zext_ln167_4" [filter_kernel.cpp:167]   --->   Operation 162 'uitofp' 'conv268_1_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 163 [3/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul273_2" [filter_kernel.cpp:167]   --->   Operation 163 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [3/4] (4.34ns)   --->   "%mul273_s = fmul i32 %conv268_s, i32 %mux_case_116225_reload_read" [filter_kernel.cpp:167]   --->   Operation 164 'fmul' 'mul273_s' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [3/4] (7.14ns)   --->   "%conv268_1_1 = uitofp i32 %zext_ln167_4" [filter_kernel.cpp:167]   --->   Operation 165 'uitofp' 'conv268_1_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 166 [2/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul273_2" [filter_kernel.cpp:167]   --->   Operation 166 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [2/4] (4.34ns)   --->   "%mul273_s = fmul i32 %conv268_s, i32 %mux_case_116225_reload_read" [filter_kernel.cpp:167]   --->   Operation 167 'fmul' 'mul273_s' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [2/4] (7.14ns)   --->   "%conv268_1_1 = uitofp i32 %zext_ln167_4" [filter_kernel.cpp:167]   --->   Operation 168 'uitofp' 'conv268_1_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 169 [1/1] (1.14ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_load_1_read, i2 1, i8 %window_16_load_1_read, i2 2, i8 %window_17_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 169 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul273_2" [filter_kernel.cpp:167]   --->   Operation 170 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/4] (4.34ns)   --->   "%mul273_s = fmul i32 %conv268_s, i32 %mux_case_116225_reload_read" [filter_kernel.cpp:167]   --->   Operation 171 'fmul' 'mul273_s' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/4] (7.14ns)   --->   "%conv268_1_1 = uitofp i32 %zext_ln167_4" [filter_kernel.cpp:167]   --->   Operation 172 'uitofp' 'conv268_1_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 173 [4/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul273_s" [filter_kernel.cpp:167]   --->   Operation 173 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [4/4] (4.34ns)   --->   "%mul273_1_1 = fmul i32 %conv268_1_1, i32 %mux_case_134252_reload_read" [filter_kernel.cpp:167]   --->   Operation 174 'fmul' 'mul273_1_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln167_5 = zext i8 %tmp_7" [filter_kernel.cpp:167]   --->   Operation 175 'zext' 'zext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [4/4] (7.14ns)   --->   "%conv268_2_1 = uitofp i32 %zext_ln167_5" [filter_kernel.cpp:167]   --->   Operation 176 'uitofp' 'conv268_2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 177 [3/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul273_s" [filter_kernel.cpp:167]   --->   Operation 177 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [3/4] (4.34ns)   --->   "%mul273_1_1 = fmul i32 %conv268_1_1, i32 %mux_case_134252_reload_read" [filter_kernel.cpp:167]   --->   Operation 178 'fmul' 'mul273_1_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [3/4] (7.14ns)   --->   "%conv268_2_1 = uitofp i32 %zext_ln167_5" [filter_kernel.cpp:167]   --->   Operation 179 'uitofp' 'conv268_2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 180 [2/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul273_s" [filter_kernel.cpp:167]   --->   Operation 180 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [2/4] (4.34ns)   --->   "%mul273_1_1 = fmul i32 %conv268_1_1, i32 %mux_case_134252_reload_read" [filter_kernel.cpp:167]   --->   Operation 181 'fmul' 'mul273_1_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [2/4] (7.14ns)   --->   "%conv268_2_1 = uitofp i32 %zext_ln167_5" [filter_kernel.cpp:167]   --->   Operation 182 'uitofp' 'conv268_2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 183 [1/1] (1.14ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_18_load_read, i2 1, i8 %window_19_load_read, i2 2, i8 %window_20_load_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 183 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul273_s" [filter_kernel.cpp:167]   --->   Operation 184 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/4] (4.34ns)   --->   "%mul273_1_1 = fmul i32 %conv268_1_1, i32 %mux_case_134252_reload_read" [filter_kernel.cpp:167]   --->   Operation 185 'fmul' 'mul273_1_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/4] (7.14ns)   --->   "%conv268_2_1 = uitofp i32 %zext_ln167_5" [filter_kernel.cpp:167]   --->   Operation 186 'uitofp' 'conv268_2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 187 [4/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul273_1_1" [filter_kernel.cpp:167]   --->   Operation 187 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [4/4] (4.34ns)   --->   "%mul273_2_1 = fmul i32 %conv268_2_1, i32 %mux_case_199279_reload_read" [filter_kernel.cpp:167]   --->   Operation 188 'fmul' 'mul273_2_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln167_6 = zext i8 %tmp_2" [filter_kernel.cpp:167]   --->   Operation 189 'zext' 'zext_ln167_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 190 [4/4] (7.14ns)   --->   "%conv268_3 = uitofp i32 %zext_ln167_6" [filter_kernel.cpp:167]   --->   Operation 190 'uitofp' 'conv268_3' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 191 [3/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul273_1_1" [filter_kernel.cpp:167]   --->   Operation 191 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [3/4] (4.34ns)   --->   "%mul273_2_1 = fmul i32 %conv268_2_1, i32 %mux_case_199279_reload_read" [filter_kernel.cpp:167]   --->   Operation 192 'fmul' 'mul273_2_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [3/4] (7.14ns)   --->   "%conv268_3 = uitofp i32 %zext_ln167_6" [filter_kernel.cpp:167]   --->   Operation 193 'uitofp' 'conv268_3' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 194 [2/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul273_1_1" [filter_kernel.cpp:167]   --->   Operation 194 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [2/4] (4.34ns)   --->   "%mul273_2_1 = fmul i32 %conv268_2_1, i32 %mux_case_199279_reload_read" [filter_kernel.cpp:167]   --->   Operation 195 'fmul' 'mul273_2_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [2/4] (7.14ns)   --->   "%conv268_3 = uitofp i32 %zext_ln167_6" [filter_kernel.cpp:167]   --->   Operation 196 'uitofp' 'conv268_3' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 197 [1/1] (1.14ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_21_load_1_read, i2 1, i8 %window_22_load_1_read, i2 2, i8 %window_23_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 197 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul273_1_1" [filter_kernel.cpp:167]   --->   Operation 198 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/4] (4.34ns)   --->   "%mul273_2_1 = fmul i32 %conv268_2_1, i32 %mux_case_199279_reload_read" [filter_kernel.cpp:167]   --->   Operation 199 'fmul' 'mul273_2_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/4] (7.14ns)   --->   "%conv268_3 = uitofp i32 %zext_ln167_6" [filter_kernel.cpp:167]   --->   Operation 200 'uitofp' 'conv268_3' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 201 [4/4] (7.28ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul273_2_1" [filter_kernel.cpp:167]   --->   Operation 201 'fadd' 'sum_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [4/4] (4.34ns)   --->   "%mul273_3 = fmul i32 %conv268_3, i32 %mux_case_218234_reload_read" [filter_kernel.cpp:167]   --->   Operation 202 'fmul' 'mul273_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln167_7 = zext i8 %tmp_5" [filter_kernel.cpp:167]   --->   Operation 203 'zext' 'zext_ln167_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [4/4] (7.14ns)   --->   "%conv268_1_2 = uitofp i32 %zext_ln167_7" [filter_kernel.cpp:167]   --->   Operation 204 'uitofp' 'conv268_1_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 205 [3/4] (7.28ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul273_2_1" [filter_kernel.cpp:167]   --->   Operation 205 'fadd' 'sum_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 206 [3/4] (4.34ns)   --->   "%mul273_3 = fmul i32 %conv268_3, i32 %mux_case_218234_reload_read" [filter_kernel.cpp:167]   --->   Operation 206 'fmul' 'mul273_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [3/4] (7.14ns)   --->   "%conv268_1_2 = uitofp i32 %zext_ln167_7" [filter_kernel.cpp:167]   --->   Operation 207 'uitofp' 'conv268_1_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 208 [2/4] (7.28ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul273_2_1" [filter_kernel.cpp:167]   --->   Operation 208 'fadd' 'sum_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 209 [2/4] (4.34ns)   --->   "%mul273_3 = fmul i32 %conv268_3, i32 %mux_case_218234_reload_read" [filter_kernel.cpp:167]   --->   Operation 209 'fmul' 'mul273_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [2/4] (7.14ns)   --->   "%conv268_1_2 = uitofp i32 %zext_ln167_7" [filter_kernel.cpp:167]   --->   Operation 210 'uitofp' 'conv268_1_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 211 [1/1] (1.14ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_24_load_1_read, i2 1, i8 %window_25_load_1_read, i2 2, i8 %window_26_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:167]   --->   Operation 211 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 212 [1/4] (7.28ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul273_2_1" [filter_kernel.cpp:167]   --->   Operation 212 'fadd' 'sum_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 213 [1/4] (4.34ns)   --->   "%mul273_3 = fmul i32 %conv268_3, i32 %mux_case_218234_reload_read" [filter_kernel.cpp:167]   --->   Operation 213 'fmul' 'mul273_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 214 [1/4] (7.14ns)   --->   "%conv268_1_2 = uitofp i32 %zext_ln167_7" [filter_kernel.cpp:167]   --->   Operation 214 'uitofp' 'conv268_1_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 215 [4/4] (7.28ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul273_3" [filter_kernel.cpp:167]   --->   Operation 215 'fadd' 'sum_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 216 [4/4] (4.34ns)   --->   "%mul273_1_2 = fmul i32 %conv268_1_2, i32 %mux_case_236261_reload_read" [filter_kernel.cpp:167]   --->   Operation 216 'fmul' 'mul273_1_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln167_8 = zext i8 %tmp_8" [filter_kernel.cpp:167]   --->   Operation 217 'zext' 'zext_ln167_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 218 [4/4] (7.14ns)   --->   "%conv268_2_2 = uitofp i32 %zext_ln167_8" [filter_kernel.cpp:167]   --->   Operation 218 'uitofp' 'conv268_2_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 219 [3/4] (7.28ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul273_3" [filter_kernel.cpp:167]   --->   Operation 219 'fadd' 'sum_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [3/4] (4.34ns)   --->   "%mul273_1_2 = fmul i32 %conv268_1_2, i32 %mux_case_236261_reload_read" [filter_kernel.cpp:167]   --->   Operation 220 'fmul' 'mul273_1_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 221 [3/4] (7.14ns)   --->   "%conv268_2_2 = uitofp i32 %zext_ln167_8" [filter_kernel.cpp:167]   --->   Operation 221 'uitofp' 'conv268_2_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 222 [2/4] (7.28ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul273_3" [filter_kernel.cpp:167]   --->   Operation 222 'fadd' 'sum_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 223 [2/4] (4.34ns)   --->   "%mul273_1_2 = fmul i32 %conv268_1_2, i32 %mux_case_236261_reload_read" [filter_kernel.cpp:167]   --->   Operation 223 'fmul' 'mul273_1_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 224 [2/4] (7.14ns)   --->   "%conv268_2_2 = uitofp i32 %zext_ln167_8" [filter_kernel.cpp:167]   --->   Operation 224 'uitofp' 'conv268_2_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.28>
ST_37 : Operation 225 [1/4] (7.28ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul273_3" [filter_kernel.cpp:167]   --->   Operation 225 'fadd' 'sum_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/4] (4.34ns)   --->   "%mul273_1_2 = fmul i32 %conv268_1_2, i32 %mux_case_236261_reload_read" [filter_kernel.cpp:167]   --->   Operation 226 'fmul' 'mul273_1_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/4] (7.14ns)   --->   "%conv268_2_2 = uitofp i32 %zext_ln167_8" [filter_kernel.cpp:167]   --->   Operation 227 'uitofp' 'conv268_2_2' <Predicate = true> <Delay = 7.14> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.28>
ST_38 : Operation 228 [4/4] (7.28ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul273_1_2" [filter_kernel.cpp:167]   --->   Operation 228 'fadd' 'sum_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [4/4] (4.34ns)   --->   "%mul273_2_2 = fmul i32 %conv268_2_2, i32 %mux_case_2101288_reload_read" [filter_kernel.cpp:167]   --->   Operation 229 'fmul' 'mul273_2_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.28>
ST_39 : Operation 230 [3/4] (7.28ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul273_1_2" [filter_kernel.cpp:167]   --->   Operation 230 'fadd' 'sum_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [3/4] (4.34ns)   --->   "%mul273_2_2 = fmul i32 %conv268_2_2, i32 %mux_case_2101288_reload_read" [filter_kernel.cpp:167]   --->   Operation 231 'fmul' 'mul273_2_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.28>
ST_40 : Operation 232 [2/4] (7.28ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul273_1_2" [filter_kernel.cpp:167]   --->   Operation 232 'fadd' 'sum_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 233 [2/4] (4.34ns)   --->   "%mul273_2_2 = fmul i32 %conv268_2_2, i32 %mux_case_2101288_reload_read" [filter_kernel.cpp:167]   --->   Operation 233 'fmul' 'mul273_2_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.28>
ST_41 : Operation 234 [1/4] (7.28ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul273_1_2" [filter_kernel.cpp:167]   --->   Operation 234 'fadd' 'sum_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 235 [1/4] (4.34ns)   --->   "%mul273_2_2 = fmul i32 %conv268_2_2, i32 %mux_case_2101288_reload_read" [filter_kernel.cpp:167]   --->   Operation 235 'fmul' 'mul273_2_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.28>
ST_42 : Operation 236 [4/4] (7.28ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul273_2_2" [filter_kernel.cpp:167]   --->   Operation 236 'fadd' 'sum_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.28>
ST_43 : Operation 237 [3/4] (7.28ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul273_2_2" [filter_kernel.cpp:167]   --->   Operation 237 'fadd' 'sum_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.28>
ST_44 : Operation 238 [2/4] (7.28ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul273_2_2" [filter_kernel.cpp:167]   --->   Operation 238 'fadd' 'sum_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.28>
ST_45 : Operation 239 [1/4] (7.28ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul273_2_2" [filter_kernel.cpp:167]   --->   Operation 239 'fadd' 'sum_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.95>
ST_46 : Operation 240 [12/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 240 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.95>
ST_47 : Operation 241 [11/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 241 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.95>
ST_48 : Operation 242 [10/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 242 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.95>
ST_49 : Operation 243 [9/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 243 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.95>
ST_50 : Operation 244 [8/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 244 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.95>
ST_51 : Operation 245 [7/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 245 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.95>
ST_52 : Operation 246 [6/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 246 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.95>
ST_53 : Operation 247 [5/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 247 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.95>
ST_54 : Operation 248 [4/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 248 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.95>
ST_55 : Operation 249 [3/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 249 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.95>
ST_56 : Operation 250 [2/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 250 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.95>
ST_57 : Operation 251 [1/12] (5.95ns)   --->   "%dc = fdiv i32 %sum_8, i32 %filter_divisor_read" [filter_kernel.cpp:173]   --->   Operation 251 'fdiv' 'dc' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.61>
ST_58 : Operation 252 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 252 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 253 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 253 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 254 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 254 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 255 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 256 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 256 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 257 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 258 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 259 [1/1] (1.62ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 259 'add' 'add_ln317' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 260 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 260 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 261 [1/1] (1.62ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 261 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 262 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 263 [1/1] (0.72ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 263 'select' 'select_ln18' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 264 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 265 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 266 [1/1] (2.61ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 266 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 267 [1/1] (2.61ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 267 'shl' 'shl_ln18' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 268 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 269 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 270 [1/1] (0.65ns)   --->   "%val = select i1 %tmp, i32 %tmp_9, i32 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 270 'select' 'val' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 288 [1/1] (0.00ns)   --->   "%output_pixel_load = load i8 %output_pixel"   --->   Operation 288 'load' 'output_pixel_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_58 : Operation 289 [1/1] (0.00ns)   --->   "%output_pixel_1_load = load i8 %output_pixel_1"   --->   Operation 289 'load' 'output_pixel_1_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_58 : Operation 290 [1/1] (0.00ns)   --->   "%output_pixel_2_load = load i8 %output_pixel_2"   --->   Operation 290 'load' 'output_pixel_2_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_58 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_pixel_2_out, i8 %output_pixel_2_load"   --->   Operation 291 'write' 'write_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_58 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_pixel_1_out, i8 %output_pixel_1_load"   --->   Operation 292 'write' 'write_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_58 : Operation 293 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_pixel_out, i8 %output_pixel_load"   --->   Operation 293 'write' 'write_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_58 : Operation 294 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 294 'ret' 'ret_ln0' <Predicate = (!icmp_ln160)> <Delay = 1.14>

State 59 <SV = 58> <Delay = 5.88>
ST_59 : Operation 271 [1/1] (0.00ns)   --->   "%specpipeline_ln157 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:157]   --->   Operation 271 'specpipeline' 'specpipeline_ln157' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [filter_kernel.cpp:160]   --->   Operation 272 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 273 [1/1] (1.91ns)   --->   "%result_1 = sub i32 0, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 273 'sub' 'result_1' <Predicate = (xs_sign)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 274 [1/1] (0.65ns)   --->   "%result_2 = select i1 %xs_sign, i32 %result_1, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 274 'select' 'result_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %result_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->filter_kernel.cpp:173]   --->   Operation 275 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_2, i32 31" [filter_kernel.cpp:174]   --->   Operation 276 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 277 [1/1] (0.62ns)   --->   "%result_3 = select i1 %tmp_11, i31 0, i31 %trunc_ln58" [filter_kernel.cpp:174]   --->   Operation 277 'select' 'result_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %result_3, i32 8, i32 30" [filter_kernel.cpp:175]   --->   Operation 278 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 279 [1/1] (1.75ns)   --->   "%icmp_ln175 = icmp_ne  i23 %tmp_12, i23 0" [filter_kernel.cpp:175]   --->   Operation 279 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i31 %result_3" [filter_kernel.cpp:176]   --->   Operation 280 'trunc' 'trunc_ln176' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 281 [1/1] (0.93ns)   --->   "%output_pixel_3 = select i1 %icmp_ln175, i8 255, i8 %trunc_ln176" [filter_kernel.cpp:176]   --->   Operation 281 'select' 'output_pixel_3' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln157 = store i8 %output_pixel_3, i8 %output_pixel_1" [filter_kernel.cpp:157]   --->   Operation 282 'store' 'store_ln157' <Predicate = (k == 1)> <Delay = 0.00>
ST_59 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln176 = br void %arrayidx291.exit" [filter_kernel.cpp:176]   --->   Operation 283 'br' 'br_ln176' <Predicate = (k == 1)> <Delay = 0.00>
ST_59 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln157 = store i8 %output_pixel_3, i8 %output_pixel" [filter_kernel.cpp:157]   --->   Operation 284 'store' 'store_ln157' <Predicate = (k == 0)> <Delay = 0.00>
ST_59 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln176 = br void %arrayidx291.exit" [filter_kernel.cpp:176]   --->   Operation 285 'br' 'br_ln176' <Predicate = (k == 0)> <Delay = 0.00>
ST_59 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln157 = store i8 %output_pixel_3, i8 %output_pixel_2" [filter_kernel.cpp:157]   --->   Operation 286 'store' 'store_ln157' <Predicate = (k != 0 & k != 1)> <Delay = 0.00>
ST_59 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln176 = br void %arrayidx291.exit" [filter_kernel.cpp:176]   --->   Operation 287 'br' 'br_ln176' <Predicate = (k != 0 & k != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_9_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_10_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_11_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_18_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_19_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_20_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_3_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_4_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_5_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_12_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_13_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_14_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_21_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_22_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_23_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_6_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_7_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_8_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_15_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_16_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_17_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_24_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_25_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_26_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_014216_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_032243_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_097270_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_116225_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_134252_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_199279_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_218234_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_236261_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_2101288_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_divisor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_pixel_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_pixel_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_pixel_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_6                          (alloca        ) [ 010000000000000000000000000000000000000000000000000000000000]
output_pixel                 (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111]
output_pixel_1               (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111]
output_pixel_2               (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111]
filter_divisor_read          (read          ) [ 011111111111111111111111111111111111111111111111111111111100]
mux_case_2101288_reload_read (read          ) [ 011111111111111111111111111111111111111111000000000000000000]
mux_case_236261_reload_read  (read          ) [ 011111111111111111111111111111111111110000000000000000000000]
mux_case_218234_reload_read  (read          ) [ 011111111111111111111111111111111100000000000000000000000000]
mux_case_199279_reload_read  (read          ) [ 011111111111111111111111111111000000000000000000000000000000]
mux_case_134252_reload_read  (read          ) [ 011111111111111111111111110000000000000000000000000000000000]
mux_case_116225_reload_read  (read          ) [ 011111111111111111111100000000000000000000000000000000000000]
mux_case_097270_reload_read  (read          ) [ 011111111111111111000000000000000000000000000000000000000000]
mux_case_032243_reload_read  (read          ) [ 011111111111110000000000000000000000000000000000000000000000]
mux_case_014216_reload_read  (read          ) [ 011111111100000000000000000000000000000000000000000000000000]
window_26_load_1_read        (read          ) [ 011111111111111111111111111111111100000000000000000000000000]
window_25_load_1_read        (read          ) [ 011111111111111111111111111111111100000000000000000000000000]
window_24_load_1_read        (read          ) [ 011111111111111111111111111111111100000000000000000000000000]
window_17_load_1_read        (read          ) [ 011111111111111111111100000000000000000000000000000000000000]
window_16_load_1_read        (read          ) [ 011111111111111111111100000000000000000000000000000000000000]
window_15_load_1_read        (read          ) [ 011111111111111111111100000000000000000000000000000000000000]
window_8_load_1_read         (read          ) [ 011111111100000000000000000000000000000000000000000000000000]
window_7_load_1_read         (read          ) [ 011111111100000000000000000000000000000000000000000000000000]
window_6_load_1_read         (read          ) [ 011111111100000000000000000000000000000000000000000000000000]
window_23_load_1_read        (read          ) [ 011111111111111111111111111111000000000000000000000000000000]
window_22_load_1_read        (read          ) [ 011111111111111111111111111111000000000000000000000000000000]
window_21_load_1_read        (read          ) [ 011111111111111111111111111111000000000000000000000000000000]
window_14_load_2_read        (read          ) [ 011111111111111111000000000000000000000000000000000000000000]
window_13_load_2_read        (read          ) [ 011111111111111111000000000000000000000000000000000000000000]
window_12_load_2_read        (read          ) [ 011111111111111111000000000000000000000000000000000000000000]
window_5_load_1_read         (read          ) [ 011111000000000000000000000000000000000000000000000000000000]
window_4_load_1_read         (read          ) [ 011111000000000000000000000000000000000000000000000000000000]
window_3_load_1_read         (read          ) [ 011111000000000000000000000000000000000000000000000000000000]
window_20_load_read          (read          ) [ 011111111111111111111111110000000000000000000000000000000000]
window_19_load_read          (read          ) [ 011111111111111111111111110000000000000000000000000000000000]
window_18_load_read          (read          ) [ 011111111111111111111111110000000000000000000000000000000000]
window_11_load_read          (read          ) [ 011111111111110000000000000000000000000000000000000000000000]
window_10_load_read          (read          ) [ 011111111111110000000000000000000000000000000000000000000000]
window_9_load_read           (read          ) [ 011111111111110000000000000000000000000000000000000000000000]
window_2_load_read           (read          ) [ 000000000000000000000000000000000000000000000000000000000000]
window_1_load_read           (read          ) [ 000000000000000000000000000000000000000000000000000000000000]
window_load_read             (read          ) [ 000000000000000000000000000000000000000000000000000000000000]
channels_read                (read          ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln160                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br            ) [ 000000000000000000000000000000000000000000000000000000000000]
k                            (load          ) [ 011111111111111111111111111111111111111111111111111111111111]
zext_ln160                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln160                   (icmp          ) [ 011111111111111111111111111111111111111111111111111111111110]
add_ln160                    (add           ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln160                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_s                        (sparsemux     ) [ 011000000000000000000000000000000000000000000000000000000000]
switch_ln176                 (switch        ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln160                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln160                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln167                   (zext          ) [ 010111000000000000000000000000000000000000000000000000000000]
tmp_3                        (sparsemux     ) [ 010000100000000000000000000000000000000000000000000000000000]
conv                         (uitofp        ) [ 010000111100000000000000000000000000000000000000000000000000]
zext_ln167_1                 (zext          ) [ 010000011100000000000000000000000000000000000000000000000000]
tmp_6                        (sparsemux     ) [ 010000000010000000000000000000000000000000000000000000000000]
mul                          (fmul          ) [ 010000000011110000000000000000000000000000000000000000000000]
conv268_1                    (uitofp        ) [ 010000000011110000000000000000000000000000000000000000000000]
zext_ln167_2                 (zext          ) [ 010000000001110000000000000000000000000000000000000000000000]
tmp_1                        (sparsemux     ) [ 010000000000001000000000000000000000000000000000000000000000]
sum                          (fadd          ) [ 010000000000001111000000000000000000000000000000000000000000]
mul273_1                     (fmul          ) [ 010000000000001111000000000000000000000000000000000000000000]
conv268_2                    (uitofp        ) [ 010000000000001111000000000000000000000000000000000000000000]
zext_ln167_3                 (zext          ) [ 010000000000000111000000000000000000000000000000000000000000]
tmp_4                        (sparsemux     ) [ 010000000000000000100000000000000000000000000000000000000000]
sum_1                        (fadd          ) [ 010000000000000000111100000000000000000000000000000000000000]
mul273_2                     (fmul          ) [ 010000000000000000111100000000000000000000000000000000000000]
conv268_s                    (uitofp        ) [ 010000000000000000111100000000000000000000000000000000000000]
zext_ln167_4                 (zext          ) [ 010000000000000000011100000000000000000000000000000000000000]
tmp_7                        (sparsemux     ) [ 010000000000000000000010000000000000000000000000000000000000]
sum_2                        (fadd          ) [ 010000000000000000000011110000000000000000000000000000000000]
mul273_s                     (fmul          ) [ 010000000000000000000011110000000000000000000000000000000000]
conv268_1_1                  (uitofp        ) [ 010000000000000000000011110000000000000000000000000000000000]
zext_ln167_5                 (zext          ) [ 010000000000000000000001110000000000000000000000000000000000]
tmp_2                        (sparsemux     ) [ 010000000000000000000000001000000000000000000000000000000000]
sum_3                        (fadd          ) [ 010000000000000000000000001111000000000000000000000000000000]
mul273_1_1                   (fmul          ) [ 010000000000000000000000001111000000000000000000000000000000]
conv268_2_1                  (uitofp        ) [ 010000000000000000000000001111000000000000000000000000000000]
zext_ln167_6                 (zext          ) [ 010000000000000000000000000111000000000000000000000000000000]
tmp_5                        (sparsemux     ) [ 010000000000000000000000000000100000000000000000000000000000]
sum_4                        (fadd          ) [ 010000000000000000000000000000111100000000000000000000000000]
mul273_2_1                   (fmul          ) [ 010000000000000000000000000000111100000000000000000000000000]
conv268_3                    (uitofp        ) [ 010000000000000000000000000000111100000000000000000000000000]
zext_ln167_7                 (zext          ) [ 010000000000000000000000000000011100000000000000000000000000]
tmp_8                        (sparsemux     ) [ 010000000000000000000000000000000010000000000000000000000000]
sum_5                        (fadd          ) [ 010000000000000000000000000000000011110000000000000000000000]
mul273_3                     (fmul          ) [ 010000000000000000000000000000000011110000000000000000000000]
conv268_1_2                  (uitofp        ) [ 010000000000000000000000000000000011110000000000000000000000]
zext_ln167_8                 (zext          ) [ 010000000000000000000000000000000001110000000000000000000000]
sum_6                        (fadd          ) [ 010000000000000000000000000000000000001111000000000000000000]
mul273_1_2                   (fmul          ) [ 010000000000000000000000000000000000001111000000000000000000]
conv268_2_2                  (uitofp        ) [ 010000000000000000000000000000000000001111000000000000000000]
sum_7                        (fadd          ) [ 010000000000000000000000000000000000000000111100000000000000]
mul273_2_2                   (fmul          ) [ 010000000000000000000000000000000000000000111100000000000000]
sum_8                        (fadd          ) [ 010000000000000000000000000000000000000000000011111111111100]
dc                           (fdiv          ) [ 010000000000000000000000000000000000000000000000000000000010]
data                         (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000]
xs_sign                      (bitselect     ) [ 010000000000000000000000000000000000000000000000000000000001]
xs_exp                       (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln342                  (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000]
mantissa                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln15                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln317                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln317                    (add           ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp                          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln18                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln18                    (sext          ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln18                  (select        ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln18                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000]
lshr_ln18                    (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000]
shl_ln18                     (shl           ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_9                        (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_10                       (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000]
val                          (select        ) [ 010000000000000000000000000000000000000000000000000000000001]
specpipeline_ln157           (specpipeline  ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln160           (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000]
result_1                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000]
result_2                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln58                   (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_11                       (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000]
result_3                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_12                       (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln175                   (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln176                  (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000]
output_pixel_3               (select        ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln157                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln176                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln157                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln176                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln157                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln176                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000]
output_pixel_load            (load          ) [ 000000000000000000000000000000000000000000000000000000000000]
output_pixel_1_load          (load          ) [ 000000000000000000000000000000000000000000000000000000000000]
output_pixel_2_load          (load          ) [ 000000000000000000000000000000000000000000000000000000000000]
write_ln0                    (write         ) [ 000000000000000000000000000000000000000000000000000000000000]
write_ln0                    (write         ) [ 000000000000000000000000000000000000000000000000000000000000]
write_ln0                    (write         ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_ln0                      (ret           ) [ 000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="channels">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="window_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="window_1_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_1_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="window_2_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_2_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="window_9_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_9_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="window_10_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_10_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="window_11_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_11_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="window_18_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_18_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="window_19_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_19_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="window_20_load">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_20_load"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="window_3_load_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_3_load_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="window_4_load_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_4_load_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="window_5_load_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_5_load_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="window_12_load_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_12_load_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="window_13_load_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_13_load_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="window_14_load_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_14_load_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="window_21_load_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_21_load_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="window_22_load_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_22_load_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="window_23_load_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_23_load_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="window_6_load_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_6_load_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="window_7_load_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_7_load_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="window_8_load_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_8_load_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="window_15_load_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_15_load_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="window_16_load_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_16_load_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="window_17_load_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_17_load_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="window_24_load_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_24_load_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="window_25_load_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_25_load_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="window_26_load_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_26_load_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mux_case_014216_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_014216_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mux_case_032243_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_032243_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mux_case_097270_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_097270_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mux_case_116225_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_116225_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mux_case_134252_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_134252_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mux_case_199279_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_199279_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mux_case_218234_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_218234_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="mux_case_236261_reload">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_236261_reload"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="mux_case_2101288_reload">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2101288_reload"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="filter_divisor">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_divisor"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="output_pixel_2_out">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_2_out"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="output_pixel_1_out">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_1_out"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="output_pixel_out">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_out"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="k_6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_6/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_pixel_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="57"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_pixel/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_pixel_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="57"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_pixel_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="output_pixel_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="57"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_pixel_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="filter_divisor_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_divisor_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mux_case_2101288_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_2101288_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mux_case_236261_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="33"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_236261_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mux_case_218234_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_218234_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mux_case_199279_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_199279_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mux_case_134252_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_134252_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mux_case_116225_reload_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_116225_reload_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mux_case_097270_reload_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_097270_reload_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mux_case_032243_reload_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_032243_reload_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mux_case_014216_reload_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_014216_reload_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="window_26_load_1_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_26_load_1_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="window_25_load_1_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_25_load_1_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="window_24_load_1_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_24_load_1_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="window_17_load_1_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_17_load_1_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="window_16_load_1_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_16_load_1_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="window_15_load_1_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_15_load_1_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="window_8_load_1_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_8_load_1_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="window_7_load_1_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_7_load_1_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="window_6_load_1_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_6_load_1_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="window_23_load_1_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_23_load_1_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="window_22_load_1_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_22_load_1_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="window_21_load_1_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_21_load_1_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="window_14_load_2_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_14_load_2_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="window_13_load_2_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_13_load_2_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="window_12_load_2_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_12_load_2_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="window_5_load_1_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_5_load_1_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="window_4_load_1_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_4_load_1_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="window_3_load_1_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_3_load_1_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="window_20_load_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_20_load_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="window_19_load_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_19_load_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="window_18_load_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_18_load_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="window_11_load_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_11_load_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="window_10_load_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_10_load_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="window_9_load_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_9_load_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="window_2_load_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_2_load_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="window_1_load_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_1_load_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="window_load_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_load_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="channels_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="write_ln0_write_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/58 "/>
</bind>
</comp>

<comp id="405" class="1004" name="write_ln0_write_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/58 "/>
</bind>
</comp>

<comp id="412" class="1004" name="write_ln0_write_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/58 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/18 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/22 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/26 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/30 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/34 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_7/38 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="1"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_8/42 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="5"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="9"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_1/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="13"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_2/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="17"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_s/18 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="32" slack="21"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_1_1/22 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="25"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_2_1/26 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="29"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_3/30 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="33"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_1_2/34 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="37"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul273_2_2/38 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="32" slack="45"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="dc/46 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_1/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_2/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_s/14 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_1_1/18 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_2_1/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_3/26 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_1_2/30 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv268_2_2/34 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln160_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="k_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln160_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln160_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="57"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln160_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_s_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="0" index="3" bw="2" slack="0"/>
<pin id="552" dir="0" index="4" bw="8" slack="0"/>
<pin id="553" dir="0" index="5" bw="2" slack="0"/>
<pin id="554" dir="0" index="6" bw="8" slack="0"/>
<pin id="555" dir="0" index="7" bw="8" slack="0"/>
<pin id="556" dir="0" index="8" bw="2" slack="0"/>
<pin id="557" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln160_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln167_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="4"/>
<pin id="580" dir="0" index="3" bw="2" slack="0"/>
<pin id="581" dir="0" index="4" bw="8" slack="4"/>
<pin id="582" dir="0" index="5" bw="2" slack="0"/>
<pin id="583" dir="0" index="6" bw="8" slack="4"/>
<pin id="584" dir="0" index="7" bw="8" slack="0"/>
<pin id="585" dir="0" index="8" bw="2" slack="4"/>
<pin id="586" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln167_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_1/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="0" index="2" bw="8" slack="8"/>
<pin id="600" dir="0" index="3" bw="2" slack="0"/>
<pin id="601" dir="0" index="4" bw="8" slack="8"/>
<pin id="602" dir="0" index="5" bw="2" slack="0"/>
<pin id="603" dir="0" index="6" bw="8" slack="8"/>
<pin id="604" dir="0" index="7" bw="8" slack="0"/>
<pin id="605" dir="0" index="8" bw="2" slack="8"/>
<pin id="606" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln167_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_2/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="12"/>
<pin id="620" dir="0" index="3" bw="2" slack="0"/>
<pin id="621" dir="0" index="4" bw="8" slack="12"/>
<pin id="622" dir="0" index="5" bw="2" slack="0"/>
<pin id="623" dir="0" index="6" bw="8" slack="12"/>
<pin id="624" dir="0" index="7" bw="8" slack="0"/>
<pin id="625" dir="0" index="8" bw="2" slack="12"/>
<pin id="626" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln167_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_3/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="16"/>
<pin id="640" dir="0" index="3" bw="2" slack="0"/>
<pin id="641" dir="0" index="4" bw="8" slack="16"/>
<pin id="642" dir="0" index="5" bw="2" slack="0"/>
<pin id="643" dir="0" index="6" bw="8" slack="16"/>
<pin id="644" dir="0" index="7" bw="8" slack="0"/>
<pin id="645" dir="0" index="8" bw="2" slack="16"/>
<pin id="646" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln167_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_4/18 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="2" slack="0"/>
<pin id="659" dir="0" index="2" bw="8" slack="20"/>
<pin id="660" dir="0" index="3" bw="2" slack="0"/>
<pin id="661" dir="0" index="4" bw="8" slack="20"/>
<pin id="662" dir="0" index="5" bw="2" slack="0"/>
<pin id="663" dir="0" index="6" bw="8" slack="20"/>
<pin id="664" dir="0" index="7" bw="8" slack="0"/>
<pin id="665" dir="0" index="8" bw="2" slack="20"/>
<pin id="666" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/21 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln167_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_5/22 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="2" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="24"/>
<pin id="680" dir="0" index="3" bw="2" slack="0"/>
<pin id="681" dir="0" index="4" bw="8" slack="24"/>
<pin id="682" dir="0" index="5" bw="2" slack="0"/>
<pin id="683" dir="0" index="6" bw="8" slack="24"/>
<pin id="684" dir="0" index="7" bw="8" slack="0"/>
<pin id="685" dir="0" index="8" bw="2" slack="24"/>
<pin id="686" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln167_6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_6/26 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="2" slack="0"/>
<pin id="699" dir="0" index="2" bw="8" slack="28"/>
<pin id="700" dir="0" index="3" bw="2" slack="0"/>
<pin id="701" dir="0" index="4" bw="8" slack="28"/>
<pin id="702" dir="0" index="5" bw="2" slack="0"/>
<pin id="703" dir="0" index="6" bw="8" slack="28"/>
<pin id="704" dir="0" index="7" bw="8" slack="0"/>
<pin id="705" dir="0" index="8" bw="2" slack="28"/>
<pin id="706" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/29 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln167_7_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_7/30 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_8_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="2" slack="0"/>
<pin id="719" dir="0" index="2" bw="8" slack="32"/>
<pin id="720" dir="0" index="3" bw="2" slack="0"/>
<pin id="721" dir="0" index="4" bw="8" slack="32"/>
<pin id="722" dir="0" index="5" bw="2" slack="0"/>
<pin id="723" dir="0" index="6" bw="8" slack="32"/>
<pin id="724" dir="0" index="7" bw="8" slack="0"/>
<pin id="725" dir="0" index="8" bw="2" slack="32"/>
<pin id="726" dir="1" index="9" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/33 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln167_8_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_8/34 "/>
</bind>
</comp>

<comp id="736" class="1004" name="data_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/58 "/>
</bind>
</comp>

<comp id="739" class="1004" name="xs_sign_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/58 "/>
</bind>
</comp>

<comp id="747" class="1004" name="xs_exp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/58 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln342_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/58 "/>
</bind>
</comp>

<comp id="759" class="1004" name="mantissa_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="25" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="23" slack="0"/>
<pin id="763" dir="0" index="3" bw="1" slack="0"/>
<pin id="764" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/58 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln15_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="25" slack="0"/>
<pin id="771" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/58 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln317_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/58 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln317_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/58 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="9" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/58 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln18_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/58 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln18_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/58 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln18_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="9" slack="0"/>
<pin id="804" dir="0" index="2" bw="9" slack="0"/>
<pin id="805" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/58 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln18_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/58 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln18_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="9" slack="0"/>
<pin id="815" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/58 "/>
</bind>
</comp>

<comp id="817" class="1004" name="lshr_ln18_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="25" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/58 "/>
</bind>
</comp>

<comp id="823" class="1004" name="shl_ln18_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="25" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/58 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_9_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="79" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="0" index="3" bw="7" slack="0"/>
<pin id="834" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/58 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_10_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="79" slack="0"/>
<pin id="842" dir="0" index="2" bw="6" slack="0"/>
<pin id="843" dir="0" index="3" bw="7" slack="0"/>
<pin id="844" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/58 "/>
</bind>
</comp>

<comp id="849" class="1004" name="val_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="0" index="2" bw="32" slack="0"/>
<pin id="853" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/58 "/>
</bind>
</comp>

<comp id="857" class="1004" name="result_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="1"/>
<pin id="860" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/59 "/>
</bind>
</comp>

<comp id="862" class="1004" name="result_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="0" index="2" bw="32" slack="1"/>
<pin id="866" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2/59 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln58_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/59 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_11_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/59 "/>
</bind>
</comp>

<comp id="880" class="1004" name="result_3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="31" slack="0"/>
<pin id="883" dir="0" index="2" bw="31" slack="0"/>
<pin id="884" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_3/59 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_12_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="23" slack="0"/>
<pin id="890" dir="0" index="1" bw="31" slack="0"/>
<pin id="891" dir="0" index="2" bw="5" slack="0"/>
<pin id="892" dir="0" index="3" bw="6" slack="0"/>
<pin id="893" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/59 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln175_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="23" slack="0"/>
<pin id="900" dir="0" index="1" bw="23" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/59 "/>
</bind>
</comp>

<comp id="904" class="1004" name="trunc_ln176_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="31" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176/59 "/>
</bind>
</comp>

<comp id="908" class="1004" name="output_pixel_3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="0" index="2" bw="8" slack="0"/>
<pin id="912" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_pixel_3/59 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln157_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="58"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/59 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln157_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="58"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/59 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln157_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="58"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/59 "/>
</bind>
</comp>

<comp id="931" class="1004" name="output_pixel_load_load_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="57"/>
<pin id="933" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_pixel_load/58 "/>
</bind>
</comp>

<comp id="935" class="1004" name="output_pixel_1_load_load_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="57"/>
<pin id="937" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_pixel_1_load/58 "/>
</bind>
</comp>

<comp id="939" class="1004" name="output_pixel_2_load_load_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="57"/>
<pin id="941" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_pixel_2_load/58 "/>
</bind>
</comp>

<comp id="943" class="1005" name="k_6_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="2" slack="0"/>
<pin id="945" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_6 "/>
</bind>
</comp>

<comp id="950" class="1005" name="output_pixel_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="57"/>
<pin id="952" dir="1" index="1" bw="8" slack="57"/>
</pin_list>
<bind>
<opset="output_pixel "/>
</bind>
</comp>

<comp id="956" class="1005" name="output_pixel_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="57"/>
<pin id="958" dir="1" index="1" bw="8" slack="57"/>
</pin_list>
<bind>
<opset="output_pixel_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="output_pixel_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="57"/>
<pin id="964" dir="1" index="1" bw="8" slack="57"/>
</pin_list>
<bind>
<opset="output_pixel_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="filter_divisor_read_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="45"/>
<pin id="970" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="filter_divisor_read "/>
</bind>
</comp>

<comp id="973" class="1005" name="mux_case_2101288_reload_read_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="37"/>
<pin id="975" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="mux_case_2101288_reload_read "/>
</bind>
</comp>

<comp id="978" class="1005" name="mux_case_236261_reload_read_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="33"/>
<pin id="980" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opset="mux_case_236261_reload_read "/>
</bind>
</comp>

<comp id="983" class="1005" name="mux_case_218234_reload_read_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="29"/>
<pin id="985" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="mux_case_218234_reload_read "/>
</bind>
</comp>

<comp id="988" class="1005" name="mux_case_199279_reload_read_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="25"/>
<pin id="990" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="mux_case_199279_reload_read "/>
</bind>
</comp>

<comp id="993" class="1005" name="mux_case_134252_reload_read_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="21"/>
<pin id="995" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="mux_case_134252_reload_read "/>
</bind>
</comp>

<comp id="998" class="1005" name="mux_case_116225_reload_read_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="17"/>
<pin id="1000" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="mux_case_116225_reload_read "/>
</bind>
</comp>

<comp id="1003" class="1005" name="mux_case_097270_reload_read_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="13"/>
<pin id="1005" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="mux_case_097270_reload_read "/>
</bind>
</comp>

<comp id="1008" class="1005" name="mux_case_032243_reload_read_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="9"/>
<pin id="1010" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mux_case_032243_reload_read "/>
</bind>
</comp>

<comp id="1013" class="1005" name="mux_case_014216_reload_read_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="5"/>
<pin id="1015" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mux_case_014216_reload_read "/>
</bind>
</comp>

<comp id="1018" class="1005" name="window_26_load_1_read_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="32"/>
<pin id="1020" dir="1" index="1" bw="8" slack="32"/>
</pin_list>
<bind>
<opset="window_26_load_1_read "/>
</bind>
</comp>

<comp id="1023" class="1005" name="window_25_load_1_read_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="32"/>
<pin id="1025" dir="1" index="1" bw="8" slack="32"/>
</pin_list>
<bind>
<opset="window_25_load_1_read "/>
</bind>
</comp>

<comp id="1028" class="1005" name="window_24_load_1_read_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="32"/>
<pin id="1030" dir="1" index="1" bw="8" slack="32"/>
</pin_list>
<bind>
<opset="window_24_load_1_read "/>
</bind>
</comp>

<comp id="1033" class="1005" name="window_17_load_1_read_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="20"/>
<pin id="1035" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="window_17_load_1_read "/>
</bind>
</comp>

<comp id="1038" class="1005" name="window_16_load_1_read_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="20"/>
<pin id="1040" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="window_16_load_1_read "/>
</bind>
</comp>

<comp id="1043" class="1005" name="window_15_load_1_read_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="20"/>
<pin id="1045" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="window_15_load_1_read "/>
</bind>
</comp>

<comp id="1048" class="1005" name="window_8_load_1_read_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="8"/>
<pin id="1050" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_8_load_1_read "/>
</bind>
</comp>

<comp id="1053" class="1005" name="window_7_load_1_read_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="8"/>
<pin id="1055" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_7_load_1_read "/>
</bind>
</comp>

<comp id="1058" class="1005" name="window_6_load_1_read_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="8"/>
<pin id="1060" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="window_6_load_1_read "/>
</bind>
</comp>

<comp id="1063" class="1005" name="window_23_load_1_read_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="28"/>
<pin id="1065" dir="1" index="1" bw="8" slack="28"/>
</pin_list>
<bind>
<opset="window_23_load_1_read "/>
</bind>
</comp>

<comp id="1068" class="1005" name="window_22_load_1_read_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="28"/>
<pin id="1070" dir="1" index="1" bw="8" slack="28"/>
</pin_list>
<bind>
<opset="window_22_load_1_read "/>
</bind>
</comp>

<comp id="1073" class="1005" name="window_21_load_1_read_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="28"/>
<pin id="1075" dir="1" index="1" bw="8" slack="28"/>
</pin_list>
<bind>
<opset="window_21_load_1_read "/>
</bind>
</comp>

<comp id="1078" class="1005" name="window_14_load_2_read_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="16"/>
<pin id="1080" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="window_14_load_2_read "/>
</bind>
</comp>

<comp id="1083" class="1005" name="window_13_load_2_read_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="16"/>
<pin id="1085" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="window_13_load_2_read "/>
</bind>
</comp>

<comp id="1088" class="1005" name="window_12_load_2_read_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="16"/>
<pin id="1090" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="window_12_load_2_read "/>
</bind>
</comp>

<comp id="1093" class="1005" name="window_5_load_1_read_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="4"/>
<pin id="1095" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_5_load_1_read "/>
</bind>
</comp>

<comp id="1098" class="1005" name="window_4_load_1_read_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="4"/>
<pin id="1100" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_4_load_1_read "/>
</bind>
</comp>

<comp id="1103" class="1005" name="window_3_load_1_read_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="4"/>
<pin id="1105" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_3_load_1_read "/>
</bind>
</comp>

<comp id="1108" class="1005" name="window_20_load_read_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="24"/>
<pin id="1110" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="window_20_load_read "/>
</bind>
</comp>

<comp id="1113" class="1005" name="window_19_load_read_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="24"/>
<pin id="1115" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="window_19_load_read "/>
</bind>
</comp>

<comp id="1118" class="1005" name="window_18_load_read_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="24"/>
<pin id="1120" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="window_18_load_read "/>
</bind>
</comp>

<comp id="1123" class="1005" name="window_11_load_read_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="12"/>
<pin id="1125" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="window_11_load_read "/>
</bind>
</comp>

<comp id="1128" class="1005" name="window_10_load_read_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="12"/>
<pin id="1130" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="window_10_load_read "/>
</bind>
</comp>

<comp id="1133" class="1005" name="window_9_load_read_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="12"/>
<pin id="1135" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="window_9_load_read "/>
</bind>
</comp>

<comp id="1138" class="1005" name="k_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="4"/>
<pin id="1140" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1150" class="1005" name="icmp_ln160_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="57"/>
<pin id="1152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_s_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1159" class="1005" name="zext_ln167_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_3_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="conv_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="1174" class="1005" name="zext_ln167_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="tmp_6_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="1"/>
<pin id="1181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="mul_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1189" class="1005" name="conv268_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="zext_ln167_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="1"/>
<pin id="1201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="sum_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1209" class="1005" name="mul273_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="conv268_2_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="zext_ln167_3_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_3 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_4_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="1"/>
<pin id="1226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="sum_1_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="mul273_2_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_2 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="conv268_s_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_s "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln167_4_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_4 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_7_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="1"/>
<pin id="1251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="sum_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="mul273_s_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_s "/>
</bind>
</comp>

<comp id="1264" class="1005" name="conv268_1_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_1_1 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="zext_ln167_5_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_5 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_2_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="1"/>
<pin id="1276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="sum_3_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="mul273_1_1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_1_1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="conv268_2_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_2_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="zext_ln167_6_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_6 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_5_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="1"/>
<pin id="1301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="sum_4_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="mul273_2_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_2_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="conv268_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_3 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="zext_ln167_7_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_7 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_8_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="1"/>
<pin id="1326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="sum_5_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="mul273_3_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_3 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="conv268_1_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_1_2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="zext_ln167_8_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167_8 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="sum_6_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="mul273_1_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_1_2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="conv268_2_2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv268_2_2 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="sum_7_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="mul273_2_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul273_2_2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="sum_8_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_8 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="dc_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1384" class="1005" name="xs_sign_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="1389" class="1005" name="val_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="84" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="84" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="84" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="86" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="86" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="22" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="86" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="86" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="6" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="4" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="86" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="2" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="88" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="152" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="152" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="152" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="80" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="100" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="392" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="528" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="558"><net_src comp="94" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="559"><net_src comp="90" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="560"><net_src comp="386" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="561"><net_src comp="92" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="380" pin="2"/><net_sink comp="547" pin=4"/></net>

<net id="563"><net_src comp="96" pin="0"/><net_sink comp="547" pin=5"/></net>

<net id="564"><net_src comp="374" pin="2"/><net_sink comp="547" pin=6"/></net>

<net id="565"><net_src comp="98" pin="0"/><net_sink comp="547" pin=7"/></net>

<net id="566"><net_src comp="528" pin="1"/><net_sink comp="547" pin=8"/></net>

<net id="571"><net_src comp="541" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="588"><net_src comp="90" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="589"><net_src comp="92" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="590"><net_src comp="96" pin="0"/><net_sink comp="576" pin=5"/></net>

<net id="591"><net_src comp="98" pin="0"/><net_sink comp="576" pin=7"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="607"><net_src comp="94" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="608"><net_src comp="90" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="609"><net_src comp="92" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="596" pin=5"/></net>

<net id="611"><net_src comp="98" pin="0"/><net_sink comp="596" pin=7"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="627"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="628"><net_src comp="90" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="629"><net_src comp="92" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="96" pin="0"/><net_sink comp="616" pin=5"/></net>

<net id="631"><net_src comp="98" pin="0"/><net_sink comp="616" pin=7"/></net>

<net id="635"><net_src comp="632" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="647"><net_src comp="94" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="648"><net_src comp="90" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="649"><net_src comp="92" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="650"><net_src comp="96" pin="0"/><net_sink comp="636" pin=5"/></net>

<net id="651"><net_src comp="98" pin="0"/><net_sink comp="636" pin=7"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="667"><net_src comp="94" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="668"><net_src comp="90" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="669"><net_src comp="92" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="670"><net_src comp="96" pin="0"/><net_sink comp="656" pin=5"/></net>

<net id="671"><net_src comp="98" pin="0"/><net_sink comp="656" pin=7"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="688"><net_src comp="90" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="689"><net_src comp="92" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="690"><net_src comp="96" pin="0"/><net_sink comp="676" pin=5"/></net>

<net id="691"><net_src comp="98" pin="0"/><net_sink comp="676" pin=7"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="707"><net_src comp="94" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="708"><net_src comp="90" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="709"><net_src comp="92" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="710"><net_src comp="96" pin="0"/><net_sink comp="696" pin=5"/></net>

<net id="711"><net_src comp="98" pin="0"/><net_sink comp="696" pin=7"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="727"><net_src comp="94" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="728"><net_src comp="90" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="729"><net_src comp="92" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="730"><net_src comp="96" pin="0"/><net_sink comp="716" pin=5"/></net>

<net id="731"><net_src comp="98" pin="0"/><net_sink comp="716" pin=7"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="744"><net_src comp="102" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="106" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="736" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="108" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="758"><net_src comp="736" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="110" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="112" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="755" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="114" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="772"><net_src comp="759" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="747" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="116" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="118" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="120" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="122" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="747" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="783" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="777" pin="2"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="801" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="769" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="769" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="813" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="835"><net_src comp="124" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="817" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="126" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="128" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="845"><net_src comp="124" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="823" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="126" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="848"><net_src comp="128" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="854"><net_src comp="783" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="829" pin="4"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="839" pin="4"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="134" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="862" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="102" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="862" pin="3"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="104" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="872" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="142" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="868" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="894"><net_src comp="144" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="880" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="120" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="897"><net_src comp="146" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="902"><net_src comp="888" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="148" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="880" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="898" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="150" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="904" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="920"><net_src comp="908" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="908" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="908" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="931" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="938"><net_src comp="935" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="942"><net_src comp="939" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="946"><net_src comp="154" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="953"><net_src comp="158" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="959"><net_src comp="162" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="965"><net_src comp="166" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="971"><net_src comp="170" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="976"><net_src comp="176" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="981"><net_src comp="182" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="986"><net_src comp="188" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="991"><net_src comp="194" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="996"><net_src comp="200" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1001"><net_src comp="206" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1006"><net_src comp="212" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1011"><net_src comp="218" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1016"><net_src comp="224" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1021"><net_src comp="230" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="716" pin=6"/></net>

<net id="1026"><net_src comp="236" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="716" pin=4"/></net>

<net id="1031"><net_src comp="242" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1036"><net_src comp="248" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="656" pin=6"/></net>

<net id="1041"><net_src comp="254" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="656" pin=4"/></net>

<net id="1046"><net_src comp="260" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="1051"><net_src comp="266" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="596" pin=6"/></net>

<net id="1056"><net_src comp="272" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="596" pin=4"/></net>

<net id="1061"><net_src comp="278" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1066"><net_src comp="284" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="696" pin=6"/></net>

<net id="1071"><net_src comp="290" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="696" pin=4"/></net>

<net id="1076"><net_src comp="296" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="1081"><net_src comp="302" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="636" pin=6"/></net>

<net id="1086"><net_src comp="308" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="636" pin=4"/></net>

<net id="1091"><net_src comp="314" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1096"><net_src comp="320" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="576" pin=6"/></net>

<net id="1101"><net_src comp="326" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="576" pin=4"/></net>

<net id="1106"><net_src comp="332" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1111"><net_src comp="338" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="676" pin=6"/></net>

<net id="1116"><net_src comp="344" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="676" pin=4"/></net>

<net id="1121"><net_src comp="350" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="1126"><net_src comp="356" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="616" pin=6"/></net>

<net id="1131"><net_src comp="362" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="616" pin=4"/></net>

<net id="1136"><net_src comp="368" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1141"><net_src comp="528" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="576" pin=8"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="596" pin=8"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="616" pin=8"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="636" pin=8"/></net>

<net id="1146"><net_src comp="1138" pin="1"/><net_sink comp="656" pin=8"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="676" pin=8"/></net>

<net id="1148"><net_src comp="1138" pin="1"/><net_sink comp="696" pin=8"/></net>

<net id="1149"><net_src comp="1138" pin="1"/><net_sink comp="716" pin=8"/></net>

<net id="1153"><net_src comp="535" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="547" pin="9"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1162"><net_src comp="572" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1167"><net_src comp="576" pin="9"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1172"><net_src comp="496" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1177"><net_src comp="592" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1182"><net_src comp="596" pin="9"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1187"><net_src comp="456" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1192"><net_src comp="499" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1197"><net_src comp="612" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1202"><net_src comp="616" pin="9"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1207"><net_src comp="419" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1212"><net_src comp="460" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1217"><net_src comp="502" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1222"><net_src comp="632" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1227"><net_src comp="636" pin="9"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1232"><net_src comp="424" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1237"><net_src comp="464" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1242"><net_src comp="505" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1247"><net_src comp="652" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1252"><net_src comp="656" pin="9"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1257"><net_src comp="428" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1262"><net_src comp="468" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1267"><net_src comp="508" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1272"><net_src comp="672" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1277"><net_src comp="676" pin="9"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1282"><net_src comp="432" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1287"><net_src comp="472" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1292"><net_src comp="511" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1297"><net_src comp="692" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1302"><net_src comp="696" pin="9"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1307"><net_src comp="436" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1312"><net_src comp="476" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1317"><net_src comp="514" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1322"><net_src comp="712" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1327"><net_src comp="716" pin="9"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1332"><net_src comp="440" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1337"><net_src comp="480" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1342"><net_src comp="517" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1347"><net_src comp="732" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1352"><net_src comp="444" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1357"><net_src comp="484" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1362"><net_src comp="520" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1367"><net_src comp="448" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1372"><net_src comp="488" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1377"><net_src comp="452" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1382"><net_src comp="492" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1387"><net_src comp="739" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1392"><net_src comp="849" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="862" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_pixel_2_out | {58 }
	Port: output_pixel_1_out | {58 }
	Port: output_pixel_out | {58 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : channels | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_1_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_2_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_9_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_10_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_11_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_18_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_19_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_20_load | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_3_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_4_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_5_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_12_load_2 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_13_load_2 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_14_load_2 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_21_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_22_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_23_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_6_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_7_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_8_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_15_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_16_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_17_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_24_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_25_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : window_26_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_014216_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_032243_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_097270_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_116225_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_134252_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_199279_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_218234_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_236261_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : mux_case_2101288_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_160_15 : filter_divisor | {1 }
  - Chain level:
	State 1
		store_ln160 : 1
		k : 1
		zext_ln160 : 2
		icmp_ln160 : 3
		add_ln160 : 2
		br_ln160 : 4
		tmp_s : 2
		switch_ln176 : 2
		store_ln160 : 3
	State 2
		conv : 1
	State 3
	State 4
	State 5
	State 6
		conv268_1 : 1
	State 7
	State 8
	State 9
	State 10
		conv268_2 : 1
	State 11
	State 12
	State 13
	State 14
		conv268_s : 1
	State 15
	State 16
	State 17
	State 18
		conv268_1_1 : 1
	State 19
	State 20
	State 21
	State 22
		conv268_2_1 : 1
	State 23
	State 24
	State 25
	State 26
		conv268_3 : 1
	State 27
	State 28
	State 29
	State 30
		conv268_1_2 : 1
	State 31
	State 32
	State 33
	State 34
		conv268_2_2 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		xs_sign : 1
		xs_exp : 1
		trunc_ln342 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln317 : 2
		add_ln317 : 3
		tmp : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
		sext_ln18_1 : 6
		zext_ln18 : 7
		lshr_ln18 : 8
		shl_ln18 : 8
		tmp_9 : 9
		tmp_10 : 9
		val : 10
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 59
		result_2 : 1
		trunc_ln58 : 2
		tmp_11 : 2
		result_3 : 3
		tmp_12 : 4
		icmp_ln175 : 5
		trunc_ln176 : 4
		output_pixel_3 : 6
		store_ln157 : 7
		store_ln157 : 7
		store_ln157 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|          |                grp_fu_419                |    2    |   227   |   403   |
|          |                grp_fu_424                |    2    |   227   |   403   |
|          |                grp_fu_428                |    2    |   227   |   403   |
|          |                grp_fu_432                |    2    |   227   |   403   |
|   fadd   |                grp_fu_436                |    2    |   227   |   403   |
|          |                grp_fu_440                |    2    |   227   |   403   |
|          |                grp_fu_444                |    2    |   227   |   403   |
|          |                grp_fu_448                |    2    |   227   |   403   |
|          |                grp_fu_452                |    2    |   227   |   403   |
|----------|------------------------------------------|---------|---------|---------|
|          |                grp_fu_456                |    3    |   143   |   324   |
|          |                grp_fu_460                |    3    |   143   |   324   |
|          |                grp_fu_464                |    3    |   143   |   324   |
|          |                grp_fu_468                |    3    |   143   |   324   |
|   fmul   |                grp_fu_472                |    3    |   143   |   324   |
|          |                grp_fu_476                |    3    |   143   |   324   |
|          |                grp_fu_480                |    3    |   143   |   324   |
|          |                grp_fu_484                |    3    |   143   |   324   |
|          |                grp_fu_488                |    3    |   143   |   324   |
|----------|------------------------------------------|---------|---------|---------|
|          |            select_ln18_fu_801            |    0    |    0    |    9    |
|          |                val_fu_849                |    0    |    0    |    32   |
|  select  |              result_2_fu_862             |    0    |    0    |    32   |
|          |              result_3_fu_880             |    0    |    0    |    31   |
|          |           output_pixel_3_fu_908          |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|
|   lshr   |             lshr_ln18_fu_817             |    0    |    0    |    84   |
|----------|------------------------------------------|---------|---------|---------|
|    shl   |              shl_ln18_fu_823             |    0    |    0    |    84   |
|----------|------------------------------------------|---------|---------|---------|
|          |               tmp_s_fu_547               |    0    |    0    |    9    |
|          |               tmp_3_fu_576               |    0    |    0    |    9    |
|          |               tmp_6_fu_596               |    0    |    0    |    9    |
|          |               tmp_1_fu_616               |    0    |    0    |    9    |
| sparsemux|               tmp_4_fu_636               |    0    |    0    |    9    |
|          |               tmp_7_fu_656               |    0    |    0    |    9    |
|          |               tmp_2_fu_676               |    0    |    0    |    9    |
|          |               tmp_5_fu_696               |    0    |    0    |    9    |
|          |               tmp_8_fu_716               |    0    |    0    |    9    |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln160_fu_535            |    0    |    0    |    39   |
|          |             icmp_ln175_fu_898            |    0    |    0    |    30   |
|----------|------------------------------------------|---------|---------|---------|
|    sub   |              sub_ln18_fu_791             |    0    |    0    |    15   |
|          |              result_1_fu_857             |    0    |    0    |    39   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |             add_ln160_fu_541             |    0    |    0    |    10   |
|          |             add_ln317_fu_777             |    0    |    0    |    15   |
|----------|------------------------------------------|---------|---------|---------|
|          |      filter_divisor_read_read_fu_170     |    0    |    0    |    0    |
|          | mux_case_2101288_reload_read_read_fu_176 |    0    |    0    |    0    |
|          |  mux_case_236261_reload_read_read_fu_182 |    0    |    0    |    0    |
|          |  mux_case_218234_reload_read_read_fu_188 |    0    |    0    |    0    |
|          |  mux_case_199279_reload_read_read_fu_194 |    0    |    0    |    0    |
|          |  mux_case_134252_reload_read_read_fu_200 |    0    |    0    |    0    |
|          |  mux_case_116225_reload_read_read_fu_206 |    0    |    0    |    0    |
|          |  mux_case_097270_reload_read_read_fu_212 |    0    |    0    |    0    |
|          |  mux_case_032243_reload_read_read_fu_218 |    0    |    0    |    0    |
|          |  mux_case_014216_reload_read_read_fu_224 |    0    |    0    |    0    |
|          |     window_26_load_1_read_read_fu_230    |    0    |    0    |    0    |
|          |     window_25_load_1_read_read_fu_236    |    0    |    0    |    0    |
|          |     window_24_load_1_read_read_fu_242    |    0    |    0    |    0    |
|          |     window_17_load_1_read_read_fu_248    |    0    |    0    |    0    |
|          |     window_16_load_1_read_read_fu_254    |    0    |    0    |    0    |
|          |     window_15_load_1_read_read_fu_260    |    0    |    0    |    0    |
|          |     window_8_load_1_read_read_fu_266     |    0    |    0    |    0    |
|          |     window_7_load_1_read_read_fu_272     |    0    |    0    |    0    |
|   read   |     window_6_load_1_read_read_fu_278     |    0    |    0    |    0    |
|          |     window_23_load_1_read_read_fu_284    |    0    |    0    |    0    |
|          |     window_22_load_1_read_read_fu_290    |    0    |    0    |    0    |
|          |     window_21_load_1_read_read_fu_296    |    0    |    0    |    0    |
|          |     window_14_load_2_read_read_fu_302    |    0    |    0    |    0    |
|          |     window_13_load_2_read_read_fu_308    |    0    |    0    |    0    |
|          |     window_12_load_2_read_read_fu_314    |    0    |    0    |    0    |
|          |     window_5_load_1_read_read_fu_320     |    0    |    0    |    0    |
|          |     window_4_load_1_read_read_fu_326     |    0    |    0    |    0    |
|          |     window_3_load_1_read_read_fu_332     |    0    |    0    |    0    |
|          |      window_20_load_read_read_fu_338     |    0    |    0    |    0    |
|          |      window_19_load_read_read_fu_344     |    0    |    0    |    0    |
|          |      window_18_load_read_read_fu_350     |    0    |    0    |    0    |
|          |      window_11_load_read_read_fu_356     |    0    |    0    |    0    |
|          |      window_10_load_read_read_fu_362     |    0    |    0    |    0    |
|          |      window_9_load_read_read_fu_368      |    0    |    0    |    0    |
|          |      window_2_load_read_read_fu_374      |    0    |    0    |    0    |
|          |      window_1_load_read_read_fu_380      |    0    |    0    |    0    |
|          |       window_load_read_read_fu_386       |    0    |    0    |    0    |
|          |         channels_read_read_fu_392        |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |          write_ln0_write_fu_398          |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_405          |    0    |    0    |    0    |
|          |          write_ln0_write_fu_412          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   fdiv   |                grp_fu_492                |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |                grp_fu_496                |    0    |    0    |    0    |
|          |                grp_fu_499                |    0    |    0    |    0    |
|          |                grp_fu_502                |    0    |    0    |    0    |
|          |                grp_fu_505                |    0    |    0    |    0    |
|  uitofp  |                grp_fu_508                |    0    |    0    |    0    |
|          |                grp_fu_511                |    0    |    0    |    0    |
|          |                grp_fu_514                |    0    |    0    |    0    |
|          |                grp_fu_517                |    0    |    0    |    0    |
|          |                grp_fu_520                |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             zext_ln160_fu_531            |    0    |    0    |    0    |
|          |             zext_ln167_fu_572            |    0    |    0    |    0    |
|          |            zext_ln167_1_fu_592           |    0    |    0    |    0    |
|          |            zext_ln167_2_fu_612           |    0    |    0    |    0    |
|          |            zext_ln167_3_fu_632           |    0    |    0    |    0    |
|          |            zext_ln167_4_fu_652           |    0    |    0    |    0    |
|   zext   |            zext_ln167_5_fu_672           |    0    |    0    |    0    |
|          |            zext_ln167_6_fu_692           |    0    |    0    |    0    |
|          |            zext_ln167_7_fu_712           |    0    |    0    |    0    |
|          |            zext_ln167_8_fu_732           |    0    |    0    |    0    |
|          |             zext_ln15_fu_769             |    0    |    0    |    0    |
|          |             zext_ln317_fu_773            |    0    |    0    |    0    |
|          |             zext_ln18_fu_813             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |              xs_sign_fu_739              |    0    |    0    |    0    |
| bitselect|                tmp_fu_783                |    0    |    0    |    0    |
|          |               tmp_11_fu_872              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |               xs_exp_fu_747              |    0    |    0    |    0    |
|partselect|               tmp_9_fu_829               |    0    |    0    |    0    |
|          |               tmp_10_fu_839              |    0    |    0    |    0    |
|          |               tmp_12_fu_888              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |            trunc_ln342_fu_755            |    0    |    0    |    0    |
|   trunc  |             trunc_ln58_fu_868            |    0    |    0    |    0    |
|          |            trunc_ln176_fu_904            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|              mantissa_fu_759             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln18_fu_797             |    0    |    0    |    0    |
|          |            sext_ln18_1_fu_809            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    45   |   3330  |   7052  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        conv268_1_1_reg_1264        |   32   |
|        conv268_1_2_reg_1339        |   32   |
|         conv268_1_reg_1189         |   32   |
|        conv268_2_1_reg_1289        |   32   |
|        conv268_2_2_reg_1359        |   32   |
|         conv268_2_reg_1214         |   32   |
|         conv268_3_reg_1314         |   32   |
|         conv268_s_reg_1239         |   32   |
|            conv_reg_1169           |   32   |
|             dc_reg_1379            |   32   |
|     filter_divisor_read_reg_968    |   32   |
|         icmp_ln160_reg_1150        |    1   |
|             k_6_reg_943            |    2   |
|             k_reg_1138             |    2   |
|         mul273_1_1_reg_1284        |   32   |
|         mul273_1_2_reg_1354        |   32   |
|          mul273_1_reg_1209         |   32   |
|         mul273_2_1_reg_1309        |   32   |
|         mul273_2_2_reg_1369        |   32   |
|          mul273_2_reg_1234         |   32   |
|          mul273_3_reg_1334         |   32   |
|          mul273_s_reg_1259         |   32   |
|            mul_reg_1184            |   32   |
|mux_case_014216_reload_read_reg_1013|   32   |
|mux_case_032243_reload_read_reg_1008|   32   |
|mux_case_097270_reload_read_reg_1003|   32   |
| mux_case_116225_reload_read_reg_998|   32   |
| mux_case_134252_reload_read_reg_993|   32   |
| mux_case_199279_reload_read_reg_988|   32   |
|mux_case_2101288_reload_read_reg_973|   32   |
| mux_case_218234_reload_read_reg_983|   32   |
| mux_case_236261_reload_read_reg_978|   32   |
|       output_pixel_1_reg_956       |    8   |
|       output_pixel_2_reg_962       |    8   |
|        output_pixel_reg_950        |    8   |
|           sum_1_reg_1229           |   32   |
|           sum_2_reg_1254           |   32   |
|           sum_3_reg_1279           |   32   |
|           sum_4_reg_1304           |   32   |
|           sum_5_reg_1329           |   32   |
|           sum_6_reg_1349           |   32   |
|           sum_7_reg_1364           |   32   |
|           sum_8_reg_1374           |   32   |
|            sum_reg_1204            |   32   |
|           tmp_1_reg_1199           |    8   |
|           tmp_2_reg_1274           |    8   |
|           tmp_3_reg_1164           |    8   |
|           tmp_4_reg_1224           |    8   |
|           tmp_5_reg_1299           |    8   |
|           tmp_6_reg_1179           |    8   |
|           tmp_7_reg_1249           |    8   |
|           tmp_8_reg_1324           |    8   |
|           tmp_s_reg_1154           |    8   |
|            val_reg_1389            |   32   |
|    window_10_load_read_reg_1128    |    8   |
|    window_11_load_read_reg_1123    |    8   |
|   window_12_load_2_read_reg_1088   |    8   |
|   window_13_load_2_read_reg_1083   |    8   |
|   window_14_load_2_read_reg_1078   |    8   |
|   window_15_load_1_read_reg_1043   |    8   |
|   window_16_load_1_read_reg_1038   |    8   |
|   window_17_load_1_read_reg_1033   |    8   |
|    window_18_load_read_reg_1118    |    8   |
|    window_19_load_read_reg_1113    |    8   |
|    window_20_load_read_reg_1108    |    8   |
|   window_21_load_1_read_reg_1073   |    8   |
|   window_22_load_1_read_reg_1068   |    8   |
|   window_23_load_1_read_reg_1063   |    8   |
|   window_24_load_1_read_reg_1028   |    8   |
|   window_25_load_1_read_reg_1023   |    8   |
|   window_26_load_1_read_reg_1018   |    8   |
|    window_3_load_1_read_reg_1103   |    8   |
|    window_4_load_1_read_reg_1098   |    8   |
|    window_5_load_1_read_reg_1093   |    8   |
|    window_6_load_1_read_reg_1058   |    8   |
|    window_7_load_1_read_reg_1053   |    8   |
|    window_8_load_1_read_reg_1048   |    8   |
|     window_9_load_read_reg_1133    |    8   |
|          xs_sign_reg_1384          |    1   |
|        zext_ln167_1_reg_1174       |   32   |
|        zext_ln167_2_reg_1194       |   32   |
|        zext_ln167_3_reg_1219       |   32   |
|        zext_ln167_4_reg_1244       |   32   |
|        zext_ln167_5_reg_1269       |   32   |
|        zext_ln167_6_reg_1294       |   32   |
|        zext_ln167_7_reg_1319       |   32   |
|        zext_ln167_8_reg_1344       |   32   |
|         zext_ln167_reg_1159        |   32   |
+------------------------------------+--------+
|                Total               |  1830  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_496 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_499 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_502 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_505 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_508 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_511 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_514 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_517 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_520 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   144  ||  10.314 ||    0    ||    81   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |    -   |  3330  |  7052  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   81   |
|  Register |    -   |    -   |  1830  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   10   |  5160  |  7133  |
+-----------+--------+--------+--------+--------+
