

================================================================
== Vivado HLS Report for 'update_knn1'
================================================================
* Date:           Sun Sep  6 16:14:53 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      485|    72488| 4.850 us | 0.725 ms |  485|  72488|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_popcount_fu_370  |popcount  |        6|        6| 60.000 ns | 60.000 ns |    1|    1| function |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         8|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    68400|    68400|         9|          8|          1|  8550|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        6|        6|         2|          1|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 1, depth = 12
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 4
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 8, D = 9, States = { 11 12 13 14 15 16 17 18 19 }
  Pipeline-2 : II = 1, D = 12, States = { 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-3 : II = 1, D = 2, States = { 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 20 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 20 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 11 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 40 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 28 
40 --> 41 
41 --> 43 42 
42 --> 41 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%index_4_load = load i32* @index_4, align 4" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 52 'load' 'index_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln4568 = icmp eq i32 %index_4_load, 0" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 53 'icmp' 'icmp_ln4568' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br i1 %icmp_ln4568, label %.preheader1318.preheader, label %._crit_edge1321" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader1318" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 55 'br' <Predicate = (icmp_ln4568)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader1318.preheader ]"   --->   Operation 56 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.66ns)   --->   "%icmp_ln4571 = icmp eq i9 %i_0, -62" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 57 'icmp' 'icmp_ln4571' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 59 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4571, label %.preheader1317.preheader, label %STORE_LOCAL" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4574]   --->   Operation 61 'read' 'tmp_V' <Predicate = (!icmp_ln4571)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_165 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4575]   --->   Operation 62 'read' 'tmp_V_165' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_166 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4576]   --->   Operation 63 'read' 'tmp_V_166' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_167 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4577]   --->   Operation 64 'read' 'tmp_V_167' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_168 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4578]   --->   Operation 65 'read' 'tmp_V_168' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V_169 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4579]   --->   Operation 66 'read' 'tmp_V_169' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_V_170 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4580]   --->   Operation 67 'read' 'tmp_V_170' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4572]   --->   Operation 68 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [dg_reg/src/sdsoc/digitrec.cpp:4572]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4573]   --->   Operation 70 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln4574 = zext i9 %i_0 to i64" [dg_reg/src/sdsoc/digitrec.cpp:4574]   --->   Operation 71 'zext' 'zext_ln4574' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln4574" [dg_reg/src/sdsoc/digitrec.cpp:4574]   --->   Operation 72 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_V_171 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4581]   --->   Operation 73 'read' 'tmp_V_171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_165, i32 %tmp_V_166, i32 %tmp_V_167, i32 %tmp_V_168, i32 %tmp_V_169, i32 %tmp_V_170, i32 %tmp_V_171)" [dg_reg/src/sdsoc/digitrec.cpp:4581]   --->   Operation 74 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_addr, align 32" [dg_reg/src/sdsoc/digitrec.cpp:4581]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [dg_reg/src/sdsoc/digitrec.cpp:4582]   --->   Operation 76 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader1318" [dg_reg/src/sdsoc/digitrec.cpp:4571]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader1317" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 3.18>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%i1_0 = phi i14 [ %i_9, %TRANSFER_LOOP ], [ 0, %.preheader1317.preheader ]"   --->   Operation 79 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (2.20ns)   --->   "%icmp_ln4585 = icmp eq i14 %i1_0, -7834" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 80 'icmp' 'icmp_ln4585' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8550, i64 8550, i64 8550)"   --->   Operation 81 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.81ns)   --->   "%i_9 = add i14 %i1_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 82 'add' 'i_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4585, label %._crit_edge1321.loopexit, label %TRANSFER_LOOP" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_172 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4588]   --->   Operation 84 'read' 'tmp_V_172' <Predicate = (!icmp_ln4585)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 3.63>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_173 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4589]   --->   Operation 85 'read' 'tmp_V_173' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_172)" [dg_reg/src/sdsoc/digitrec.cpp:4596]   --->   Operation 86 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 13 <SV = 5> <Delay = 3.63>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V_174 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4590]   --->   Operation 87 'read' 'tmp_V_174' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_173)" [dg_reg/src/sdsoc/digitrec.cpp:4597]   --->   Operation 88 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 14 <SV = 6> <Delay = 3.63>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V_175 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4591]   --->   Operation 89 'read' 'tmp_V_175' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_174)" [dg_reg/src/sdsoc/digitrec.cpp:4598]   --->   Operation 90 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 15 <SV = 7> <Delay = 3.63>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_V_176 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4592]   --->   Operation 91 'read' 'tmp_V_176' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_175)" [dg_reg/src/sdsoc/digitrec.cpp:4599]   --->   Operation 92 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 16 <SV = 8> <Delay = 3.63>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_V_177 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4593]   --->   Operation 93 'read' 'tmp_V_177' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_176)" [dg_reg/src/sdsoc/digitrec.cpp:4600]   --->   Operation 94 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 17 <SV = 9> <Delay = 3.63>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_178 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4594]   --->   Operation 95 'read' 'tmp_V_178' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_177)" [dg_reg/src/sdsoc/digitrec.cpp:4601]   --->   Operation 96 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 18 <SV = 10> <Delay = 3.63>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_V_179 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4595]   --->   Operation 97 'read' 'tmp_V_179' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_178)" [dg_reg/src/sdsoc/digitrec.cpp:4602]   --->   Operation 98 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 19 <SV = 11> <Delay = 3.63>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str146) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4586]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str146)" [dg_reg/src/sdsoc/digitrec.cpp:4586]   --->   Operation 100 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4587]   --->   Operation 101 'specpipeline' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_179)" [dg_reg/src/sdsoc/digitrec.cpp:4603]   --->   Operation 102 'write' <Predicate = (!icmp_ln4585)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str146, i32 %tmp_s)" [dg_reg/src/sdsoc/digitrec.cpp:4604]   --->   Operation 103 'specregionend' 'empty_38' <Predicate = (!icmp_ln4585)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader1317" [dg_reg/src/sdsoc/digitrec.cpp:4585]   --->   Operation 104 'br' <Predicate = (!icmp_ln4585)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 3.63>
ST_20 : Operation 105 [1/1] (1.76ns)   --->   "br label %._crit_edge1321"   --->   Operation 105 'br' <Predicate = (icmp_ln4568)> <Delay = 1.76>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_180 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4613]   --->   Operation 106 'read' 'tmp_V_180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_180)" [dg_reg/src/sdsoc/digitrec.cpp:4621]   --->   Operation 107 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 108 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 109 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 110 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 111 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 112 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 113 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4650]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.76>

State 21 <SV = 5> <Delay = 3.63>
ST_21 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln4609)   --->   "%empty_39 = phi i32 [ %index_4_load, %codeRepl1 ], [ 1, %._crit_edge1321.loopexit ]" [dg_reg/src/sdsoc/digitrec.cpp:4568]   --->   Operation 114 'phi' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln4609 = add nsw i32 1, %empty_39" [dg_reg/src/sdsoc/digitrec.cpp:4609]   --->   Operation 115 'add' 'add_ln4609' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "store i32 %add_ln4609, i32* @index_4, align 4" [dg_reg/src/sdsoc/digitrec.cpp:4609]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_V_181 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4614]   --->   Operation 117 'read' 'tmp_V_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_181 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4620]   --->   Operation 118 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_181)" [dg_reg/src/sdsoc/digitrec.cpp:4622]   --->   Operation 119 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 22 <SV = 6> <Delay = 3.63>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_V_182 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4615]   --->   Operation 120 'read' 'tmp_V_182' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_182)" [dg_reg/src/sdsoc/digitrec.cpp:4623]   --->   Operation 121 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 23 <SV = 7> <Delay = 3.63>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_183 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4616]   --->   Operation 122 'read' 'tmp_V_183' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_183)" [dg_reg/src/sdsoc/digitrec.cpp:4624]   --->   Operation 123 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 24 <SV = 8> <Delay = 3.63>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_V_184 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4617]   --->   Operation 124 'read' 'tmp_V_184' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_184)" [dg_reg/src/sdsoc/digitrec.cpp:4625]   --->   Operation 125 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 25 <SV = 9> <Delay = 3.63>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_V_185 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4618]   --->   Operation 126 'read' 'tmp_V_185' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_185)" [dg_reg/src/sdsoc/digitrec.cpp:4626]   --->   Operation 127 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 26 <SV = 10> <Delay = 3.63>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_V_186 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4619]   --->   Operation 128 'read' 'tmp_V_186' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_186)" [dg_reg/src/sdsoc/digitrec.cpp:4627]   --->   Operation 129 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 27 <SV = 11> <Delay = 3.63>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_V_187 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:4620]   --->   Operation 130 'read' 'tmp_V_187' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_187)" [dg_reg/src/sdsoc/digitrec.cpp:4628]   --->   Operation 131 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_182, i32 %tmp_V_183, i32 %tmp_V_184, i32 %tmp_V_185, i32 %tmp_V_186, i32 %tmp_V_187)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 132 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 133 [1/1] (1.76ns)   --->   "br label %0" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 133 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 12> <Delay = 8.14>
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge1321 ], [ %add_ln4653, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 134 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge1321 ], [ %select_ln4659_1, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 135 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %._crit_edge1321 ], [ %i_10, %LANES_end ]"   --->   Operation 136 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln4659 = zext i2 %j_0 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 137 'zext' 'zext_ln4659' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln4659 = trunc i2 %j_0 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 138 'trunc' 'trunc_ln4659' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4659, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 139 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (1.65ns)   --->   "%sub_ln4659 = sub i3 %shl_ln, %zext_ln4659" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 140 'sub' 'sub_ln4659' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln4659" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 141 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (1.66ns)   --->   "%icmp_ln4653 = icmp eq i9 %indvar_flatten, -62" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 142 'icmp' 'icmp_ln4653' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln4653 = add i9 1, %indvar_flatten" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 143 'add' 'add_ln4653' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4653, label %.preheader87.preheader.preheader, label %LANES_begin" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln4655 = icmp eq i8 %i4_0, -31" [dg_reg/src/sdsoc/digitrec.cpp:4655]   --->   Operation 145 'icmp' 'icmp_ln4655' <Predicate = (!icmp_ln4653)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [1/1] (1.24ns)   --->   "%select_ln4659 = select i1 %icmp_ln4655, i8 0, i8 %i4_0" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 146 'select' 'select_ln4659' <Predicate = (!icmp_ln4653)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (1.56ns)   --->   "%add_ln4653_1 = add i2 1, %j_0" [dg_reg/src/sdsoc/digitrec.cpp:4653]   --->   Operation 147 'add' 'add_ln4653_1' <Predicate = (!icmp_ln4653)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln4659_1 = zext i2 %add_ln4653_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 148 'zext' 'zext_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.99ns)   --->   "%select_ln4659_1 = select i1 %icmp_ln4655, i2 %add_ln4653_1, i2 %j_0" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 149 'select' 'select_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln4659_2 = zext i2 %select_ln4659_1 to i15" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 150 'zext' 'zext_ln4659_2' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 151 [1/1] (5.59ns)   --->   "%mul_ln4659 = mul i15 -14768, %zext_ln4659_2" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 151 'mul' 'mul_ln4659' <Predicate = (!icmp_ln4653)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln4659_1 = trunc i2 %add_ln4653_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 152 'trunc' 'trunc_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln4659_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4659_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 153 'bitconcatenate' 'shl_ln4659_mid1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (1.65ns)   --->   "%sub_ln4659_1 = sub i3 %shl_ln4659_mid1, %zext_ln4659_1" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 154 'sub' 'sub_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [1/1] (0.98ns)   --->   "%select_ln4659_2 = select i1 %icmp_ln4655, i3 %sub_ln4659_1, i3 %sub_ln4659" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 155 'select' 'select_ln4659_2' <Predicate = (!icmp_ln4653)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 156 [1/1] (1.13ns)   --->   "%icmp_ln4141_7 = icmp eq i3 %shl_ln4659_mid1, %zext_ln4659_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 156 'icmp' 'icmp_ln4141_7' <Predicate = (!icmp_ln4653)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 157 [1/1] (0.99ns)   --->   "%select_ln4659_3 = select i1 %icmp_ln4655, i1 %icmp_ln4141_7, i1 %icmp_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 157 'select' 'select_ln4659_3' <Predicate = (!icmp_ln4653)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [dg_reg/src/sdsoc/digitrec.cpp:4656]   --->   Operation 158 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_3)" [dg_reg/src/sdsoc/digitrec.cpp:4660]   --->   Operation 159 'specregionend' 'empty_40' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (1.91ns)   --->   "%i_10 = add i8 %select_ln4659, 1" [dg_reg/src/sdsoc/digitrec.cpp:4655]   --->   Operation 160 'add' 'i_10' <Predicate = (!icmp_ln4653)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 161 'br' <Predicate = (!icmp_ln4653)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.38>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln4659_3 = zext i15 %mul_ln4659 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 162 'zext' 'zext_ln4659_3' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln4659_1 = mul i32 52429, %zext_ln4659_3" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 163 'mul' 'mul_ln4659_1' <Predicate = (!icmp_ln4653)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln4659_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln4659_1, i32 22, i32 30)" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 164 'partselect' 'trunc_ln4659_mid2' <Predicate = (!icmp_ln4653)> <Delay = 0.00>

State 30 <SV = 14> <Delay = 5.07>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln4655 = zext i8 %select_ln4659 to i9" [dg_reg/src/sdsoc/digitrec.cpp:4655]   --->   Operation 165 'zext' 'zext_ln4655' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (1.82ns)   --->   "%add_ln4658 = add i9 %trunc_ln4659_mid2, %zext_ln4655" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 166 'add' 'add_ln4658' <Predicate = (!icmp_ln4653)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln4658 = zext i9 %add_ln4658 to i64" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 167 'zext' 'zext_ln4658' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln4658" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 168 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_30 : Operation 169 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 169 'load' 'training_instance_V' <Predicate = (!icmp_ln4653)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 31 <SV = 15> <Delay = 4.29>
ST_31 : Operation 170 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:4658]   --->   Operation 170 'load' 'training_instance_V' <Predicate = (!icmp_ln4653)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 171 'trunc' 'rhs_V' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 172 'xor' 'ret_V' <Predicate = (!icmp_ln4653)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 7.02>
ST_32 : Operation 173 [8/8] (7.02ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 173 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 7.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 17> <Delay = 8.67>
ST_33 : Operation 174 [7/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 174 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 18> <Delay = 8.67>
ST_34 : Operation 175 [6/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 175 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 19> <Delay = 8.67>
ST_35 : Operation 176 [5/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 176 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 20> <Delay = 8.67>
ST_36 : Operation 177 [4/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 177 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 21> <Delay = 8.67>
ST_37 : Operation 178 [3/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 178 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 22> <Delay = 8.67>
ST_38 : Operation 179 [2/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 179 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%knn_set_4_0_load = load i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 180 'load' 'knn_set_4_0_load' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%knn_set_4_3_load = load i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 181 'load' 'knn_set_4_3_load' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_4_0_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 182 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln4141_21 = trunc i11 %knn_set_4_3_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 183 'trunc' 'trunc_ln4141_21' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln4659_3, i9 %trunc_ln4141, i9 %trunc_ln4141_21" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 184 'select' 'select_ln4141' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%knn_set_4_1_load = load i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 185 'load' 'knn_set_4_1_load' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%knn_set_4_4_load = load i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 186 'load' 'knn_set_4_4_load' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln4141_22 = trunc i11 %knn_set_4_1_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 187 'trunc' 'trunc_ln4141_22' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln4141_23 = trunc i11 %knn_set_4_4_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 188 'trunc' 'trunc_ln4141_23' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 189 [1/1] (0.96ns)   --->   "%select_ln4141_25 = select i1 %select_ln4659_3, i9 %trunc_ln4141_22, i9 %trunc_ln4141_23" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 189 'select' 'select_ln4141_25' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 190 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_25, %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 190 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln4653)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 191 [1/1] (0.96ns)   --->   "%select_ln4141_26 = select i1 %icmp_ln4141_1, i9 %select_ln4141_25, i9 %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 191 'select' 'select_ln4141_26' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 192 [1/1] (0.00ns)   --->   "%knn_set_4_2_load = load i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 192 'load' 'knn_set_4_2_load' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "%knn_set_4_5_load = load i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 193 'load' 'knn_set_4_5_load' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln4141_24 = trunc i11 %knn_set_4_2_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 194 'trunc' 'trunc_ln4141_24' <Predicate = (!icmp_ln4653 & select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln4141_25 = trunc i11 %knn_set_4_5_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 195 'trunc' 'trunc_ln4141_25' <Predicate = (!icmp_ln4653 & !select_ln4659_3)> <Delay = 0.00>
ST_38 : Operation 196 [1/1] (0.96ns)   --->   "%select_ln4141_27 = select i1 %select_ln4659_3, i9 %trunc_ln4141_24, i9 %trunc_ln4141_25" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 196 'select' 'select_ln4141_27' <Predicate = (!icmp_ln4653)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 197 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_27, %select_ln4141_26" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 197 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln4653)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_30)   --->   "%select_ln4141_29 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 198 'select' 'select_ln4141_29' <Predicate = (!icmp_ln4653)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_30)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 199 'or' 'or_ln4141' <Predicate = (!icmp_ln4653)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_30 = select i1 %or_ln4141, i2 %select_ln4141_29, i2 0" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 200 'select' 'select_ln4141_30' <Predicate = (!icmp_ln4653)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 23> <Delay = 5.43>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 202 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 202 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4656]   --->   Operation 203 'specloopname' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4657]   --->   Operation 204 'specpipeline' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 205 [1/8] (3.66ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 205 'call' 'dist' <Predicate = (!icmp_ln4653)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i8 %dist to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 206 'zext' 'zext_ln4141' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_28 = select i1 %icmp_ln4141_2, i9 %select_ln4141_27, i9 %select_ln4141_26" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 207 'select' 'select_ln4141_28' <Predicate = (!icmp_ln4653)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln4141_5 = zext i2 %select_ln4141_30 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 208 'zext' 'zext_ln4141_5' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 209 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i9 %zext_ln4141, %select_ln4141_28" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 209 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln4653)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4149, label %1, label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 210 'br' <Predicate = (!icmp_ln4653)> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln4659_2, %zext_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 211 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 212 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 212 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_39 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln4150_25 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 213 'zext' 'zext_ln4150_25' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_39 : Operation 214 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_25, i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 214 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 215 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln4150_24 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 216 'zext' 'zext_ln4150_24' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_24, i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 217 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_39 : Operation 218 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 218 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln4150_23 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 219 'zext' 'zext_ln4150_23' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_23, i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 220 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 221 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln4150_22 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 222 'zext' 'zext_ln4150_22' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_22, i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 223 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 224 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln4150_21 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 225 'zext' 'zext_ln4150_21' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_21, i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 226 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 227 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 228 'zext' 'zext_ln4150' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_39 : Operation 229 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 229 'store' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "br label %2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 230 'br' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "br label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:4659]   --->   Operation 231 'br' <Predicate = (icmp_ln4149)> <Delay = 0.00>

State 40 <SV = 13> <Delay = 1.76>
ST_40 : Operation 232 [1/1] (1.76ns)   --->   "br label %.preheader87.preheader" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 232 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 14> <Delay = 7.19>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 233 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 234 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_V_191 = phi i32 [ %select_ln4474, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 235 'phi' 'tmp_V_191' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%label_list_2 = phi i32 [ %select_ln4474_14, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 236 'phi' 'label_list_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%label_list_1 = phi i32 [ %select_ln4479_24, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 237 'phi' 'label_list_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_V_188 = phi i32 [ %min_distance_list_2_23, %INSERTION_SORT_OUTER ], [ 256, %.preheader87.preheader.preheader ]"   --->   Operation 238 'phi' 'tmp_V_188' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/1] (0.00ns)   --->   "%min_distance_list_2 = phi i32 [ %select_ln4474_15, %INSERTION_SORT_OUTER ], [ 256, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 239 'phi' 'min_distance_list_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%min_distance_list_1 = phi i32 [ %select_ln4479_25, %INSERTION_SORT_OUTER ], [ 256, %.preheader87.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 240 'phi' 'min_distance_list_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader87.preheader.preheader ]"   --->   Operation 241 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 242 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 243 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 244 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 245 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln5, %zext_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 245 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 246 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 246 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 247 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 247 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %knn_vote_small.exit.0, label %INSERTION_SORT_OUTER" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 249 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 249 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 250 [1/1] (0.99ns)   --->   "%select_ln4463_11 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 250 'select' 'select_ln4463_11' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 251 [1/1] (1.56ns)   --->   "%add_ln4454_5 = add i2 1, %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 251 'add' 'add_ln4454_5' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln4463_32 = zext i2 %add_ln4454_5 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 252 'zext' 'zext_ln4463_32' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln4463_9 = trunc i2 %add_ln4454_5 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 253 'trunc' 'trunc_ln4463_9' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_9, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 254 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 255 [1/1] (1.65ns)   --->   "%sub_ln4463_5 = sub i3 %shl_ln4463_mid1, %zext_ln4463_32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 255 'sub' 'sub_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_12 = select i1 %icmp_ln4456, i3 %sub_ln4463_5, i3 %sub_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 256 'select' 'select_ln4463_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 257 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_5, i2 %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 257 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_5 = zext i2 %select_ln4463_11 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 258 'zext' 'zext_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_12, %zext_ln4463_5" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 259 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%knn_set_4_0_load_1 = load i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 260 'load' 'knn_set_4_0_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln4463_26 = zext i11 %knn_set_4_0_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 261 'zext' 'zext_ln4463_26' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%knn_set_4_1_load_1 = load i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 262 'load' 'knn_set_4_1_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln4463_27 = zext i11 %knn_set_4_1_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 263 'zext' 'zext_ln4463_27' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%knn_set_4_2_load_1 = load i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 264 'load' 'knn_set_4_2_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln4463_28 = zext i11 %knn_set_4_2_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 265 'zext' 'zext_ln4463_28' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%knn_set_4_3_load_1 = load i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 266 'load' 'knn_set_4_3_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln4463_29 = zext i11 %knn_set_4_3_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 267 'zext' 'zext_ln4463_29' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%knn_set_4_4_load_1 = load i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 268 'load' 'knn_set_4_4_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln4463_30 = zext i11 %knn_set_4_4_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 269 'zext' 'zext_ln4463_30' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "%knn_set_4_5_load_1 = load i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 270 'load' 'knn_set_4_5_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln4463_31 = zext i11 %knn_set_4_5_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 271 'zext' 'zext_ln4463_31' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (2.32ns)   --->   "%min_distance_list_0 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %zext_ln4463_26, i32 %zext_ln4463_27, i32 %zext_ln4463_28, i32 %zext_ln4463_29, i32 %zext_ln4463_30, i32 %zext_ln4463_31, i3 %add_ln4463)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 272 'mux' 'min_distance_list_0' <Predicate = (!icmp_ln4454)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_11" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 273 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 8.27>
ST_42 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 274 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 275 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 276 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 277 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4458->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 278 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 279 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %min_distance_list_0, %min_distance_list_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 279 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 280 'select' 'select_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 281 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %min_distance_list_0, %min_distance_list_2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 281 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 282 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%phitmp_i_1_cast_cast = zext i1 %not_icmp_ln4463 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 283 'zext' 'phitmp_i_1_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 284 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_9 = select i1 %icmp_ln4463_1, i6 %phitmp_i_1_cast_cast, i6 %select_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 284 'select' 'select_ln4463_9' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%trunc_ln4463_10 = trunc i6 %select_ln4463_9 to i2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 285 'trunc' 'trunc_ln4463_10' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %min_distance_list_0, %tmp_V_188" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 286 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_9, i32 2, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 287 'partselect' 'tmp_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 288 [1/1] (1.30ns)   --->   "%icmp_ln4463_8 = icmp ne i4 %tmp_12, 0" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 288 'icmp' 'icmp_ln4463_8' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_8, i2 -2, i2 %trunc_ln4463_10" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 289 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%phitmp_i_2_cast_cast = zext i2 %phitmp_i_2 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 290 'zext' 'phitmp_i_2_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 291 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_10 = select i1 %icmp_ln4463_2, i6 %phitmp_i_2_cast_cast, i6 %select_ln4463_9" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 291 'select' 'select_ln4463_10' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_10, i32 1, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 292 'partselect' 'tmp_13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 293 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_13, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 293 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 294 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_10, 2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 294 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474)   --->   "%select_ln4479 = select i1 %icmp_ln4479, i32 0, i32 %tmp_V_191" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 295 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_23)   --->   "%min_distance_list_2_22 = select i1 %icmp_ln4479, i32 %min_distance_list_0, i32 %tmp_V_188" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 296 'select' 'min_distance_list_2_22' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 297 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2, i32 %select_ln4479" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 297 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 298 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_2_23 = select i1 %icmp_ln4474, i32 %min_distance_list_2, i32 %min_distance_list_2_22" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 298 'select' 'min_distance_list_2_23' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 299 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_10, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 299 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 300 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_10, 1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 300 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_14)   --->   "%label_list_2_9 = select i1 %icmp_ln4479_1, i32 0, i32 %label_list_2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 301 'select' 'label_list_2_9' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_15)   --->   "%min_distance_list_2_24 = select i1 %icmp_ln4479_1, i32 %min_distance_list_0, i32 %min_distance_list_2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 302 'select' 'min_distance_list_2_24' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 303 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_14 = select i1 %icmp_ln4474_1, i32 %label_list_1, i32 %label_list_2_9" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 303 'select' 'select_ln4474_14' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 304 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_15 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1, i32 %min_distance_list_2_24" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 304 'select' 'select_ln4474_15' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 305 [1/1] (0.69ns)   --->   "%select_ln4479_24 = select i1 %icmp_ln4474_1, i32 0, i32 %label_list_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 305 'select' 'select_ln4479_24' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 306 [1/1] (0.69ns)   --->   "%select_ln4479_25 = select i1 %icmp_ln4474_1, i32 %min_distance_list_0, i32 %min_distance_list_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 306 'select' 'select_ln4479_25' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_4)" [dg_reg/src/sdsoc/digitrec.cpp:4499->dg_reg/src/sdsoc/digitrec.cpp:4673]   --->   Operation 307 'specregionend' 'empty_43' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader87.preheader"   --->   Operation 308 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 43 <SV = 15> <Delay = 3.63>
ST_43 : Operation 309 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:4684]   --->   Operation 309 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 44 <SV = 16> <Delay = 3.63>
ST_44 : Operation 310 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_188)" [dg_reg/src/sdsoc/digitrec.cpp:4685]   --->   Operation 310 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 45 <SV = 17> <Delay = 3.63>
ST_45 : Operation 311 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2)" [dg_reg/src/sdsoc/digitrec.cpp:4686]   --->   Operation 311 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 46 <SV = 18> <Delay = 3.63>
ST_46 : Operation 312 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1)" [dg_reg/src/sdsoc/digitrec.cpp:4687]   --->   Operation 312 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 47 <SV = 19> <Delay = 3.63>
ST_47 : Operation 313 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:4688]   --->   Operation 313 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 48 <SV = 20> <Delay = 3.63>
ST_48 : Operation 314 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_191)" [dg_reg/src/sdsoc/digitrec.cpp:4689]   --->   Operation 314 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 49 <SV = 21> <Delay = 3.63>
ST_49 : Operation 315 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2)" [dg_reg/src/sdsoc/digitrec.cpp:4690]   --->   Operation 315 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 50 <SV = 22> <Delay = 3.63>
ST_50 : Operation 316 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1)" [dg_reg/src/sdsoc/digitrec.cpp:4691]   --->   Operation 316 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_50 : Operation 317 [1/1] (0.00ns)   --->   "ret void" [dg_reg/src/sdsoc/digitrec.cpp:4693]   --->   Operation 317 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ index_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ training_set_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ knn_set_4_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ knn_set_4_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ knn_set_4_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ knn_set_4_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ knn_set_4_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ knn_set_4_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
index_4_load           (load             ) [ 011111111111111111111100000000000000000000000000000]
icmp_ln4568            (icmp             ) [ 011111111111111111111000000000000000000000000000000]
br_ln4568              (br               ) [ 011111111111111111111100000000000000000000000000000]
br_ln4571              (br               ) [ 011111111100000000000000000000000000000000000000000]
i_0                    (phi              ) [ 001111111100000000000000000000000000000000000000000]
icmp_ln4571            (icmp             ) [ 001111111100000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 011111111100000000000000000000000000000000000000000]
br_ln4571              (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_V                  (read             ) [ 000111111100000000000000000000000000000000000000000]
tmp_V_165              (read             ) [ 000011111100000000000000000000000000000000000000000]
tmp_V_166              (read             ) [ 000001111100000000000000000000000000000000000000000]
tmp_V_167              (read             ) [ 000000111100000000000000000000000000000000000000000]
tmp_V_168              (read             ) [ 000000011100000000000000000000000000000000000000000]
tmp_V_169              (read             ) [ 000000001100000000000000000000000000000000000000000]
tmp_V_170              (read             ) [ 000000000100000000000000000000000000000000000000000]
specloopname_ln4572    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp                    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln4573    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4574            (zext             ) [ 000000000000000000000000000000000000000000000000000]
training_set_V_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_171              (read             ) [ 000000000000000000000000000000000000000000000000000]
p_Result_s             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
store_ln4581           (store            ) [ 000000000000000000000000000000000000000000000000000]
empty_36               (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
br_ln4571              (br               ) [ 011111111100000000000000000000000000000000000000000]
br_ln4585              (br               ) [ 000000000011111111110000000000000000000000000000000]
i1_0                   (phi              ) [ 000000000001000000000000000000000000000000000000000]
icmp_ln4585            (icmp             ) [ 000000000001111111110000000000000000000000000000000]
empty_37               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
i_9                    (add              ) [ 000000000011111111110000000000000000000000000000000]
br_ln4585              (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_172              (read             ) [ 000000000000100000000000000000000000000000000000000]
tmp_V_173              (read             ) [ 000000000000010000000000000000000000000000000000000]
write_ln4596           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_174              (read             ) [ 000000000000001000000000000000000000000000000000000]
write_ln4597           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_175              (read             ) [ 000000000000000100000000000000000000000000000000000]
write_ln4598           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_176              (read             ) [ 000000000000000010000000000000000000000000000000000]
write_ln4599           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_177              (read             ) [ 000000000000000001000000000000000000000000000000000]
write_ln4600           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_178              (read             ) [ 000000000000000000100000000000000000000000000000000]
write_ln4601           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_179              (read             ) [ 000000000001000000010000000000000000000000000000000]
write_ln4602           (write            ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln4586    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln4587    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
write_ln4603           (write            ) [ 000000000000000000000000000000000000000000000000000]
empty_38               (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
br_ln4585              (br               ) [ 000000000011111111110000000000000000000000000000000]
br_ln0                 (br               ) [ 010000000000000000001100000000000000000000000000000]
tmp_V_180              (read             ) [ 000000000000000000000000000000000000000000000000000]
write_ln4621           (write            ) [ 000000000000000000000000000000000000000000000000000]
store_ln4650           (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln4650           (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln4650           (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln4650           (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln4650           (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln4650           (store            ) [ 000000000000000000000000000000000000000000000000000]
empty_39               (phi              ) [ 000000000000000000000100000000000000000000000000000]
add_ln4609             (add              ) [ 000000000000000000000000000000000000000000000000000]
store_ln4609           (store            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_181              (read             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln414            (trunc            ) [ 000000000000000000000011111100000000000000000000000]
write_ln4622           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_182              (read             ) [ 000000000000000000000001111100000000000000000000000]
write_ln4623           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_183              (read             ) [ 000000000000000000000000111100000000000000000000000]
write_ln4624           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_184              (read             ) [ 000000000000000000000000011100000000000000000000000]
write_ln4625           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_185              (read             ) [ 000000000000000000000000001100000000000000000000000]
write_ln4626           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_186              (read             ) [ 000000000000000000000000000100000000000000000000000]
write_ln4627           (write            ) [ 000000000000000000000000000000000000000000000000000]
tmp_V_187              (read             ) [ 000000000000000000000000000000000000000000000000000]
write_ln4628           (write            ) [ 000000000000000000000000000000000000000000000000000]
lhs_V                  (bitconcatenate   ) [ 000000000000000000000000000011111111111100000000000]
br_ln4653              (br               ) [ 000000000000000000000000000111111111111100000000000]
indvar_flatten         (phi              ) [ 000000000000000000000000000011111111111100000000000]
j_0                    (phi              ) [ 000000000000000000000000000011111111111100000000000]
i4_0                   (phi              ) [ 000000000000000000000000000011111111111100000000000]
zext_ln4659            (zext             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4659           (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
sub_ln4659             (sub              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4141            (icmp             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4653            (icmp             ) [ 000000000000000000000000000011111111111100000000000]
add_ln4653             (add              ) [ 000000000000000000000000000111111111111100000000000]
br_ln4653              (br               ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4655            (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4659          (select           ) [ 000000000000000000000000000011100000000000000000000]
add_ln4653_1           (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4659_1          (zext             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4659_1        (select           ) [ 000000000000000000000000000111111111111100000000000]
zext_ln4659_2          (zext             ) [ 000000000000000000000000000000000000000000000000000]
mul_ln4659             (mul              ) [ 000000000000000000000000000011000000000000000000000]
trunc_ln4659_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln4659_mid1        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
sub_ln4659_1           (sub              ) [ 000000000000000000000000000000000000000000000000000]
select_ln4659_2        (select           ) [ 000000000000000000000000000011111111111100000000000]
icmp_ln4141_7          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4659_3        (select           ) [ 000000000000000000000000000011111111111000000000000]
tmp_3                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
empty_40               (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
i_10                   (add              ) [ 000000000000000000000000000111111111111100000000000]
br_ln0                 (br               ) [ 000000000000000000000000000111111111111100000000000]
zext_ln4659_3          (zext             ) [ 000000000000000000000000000000000000000000000000000]
mul_ln4659_1           (mul              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4659_mid2      (partselect       ) [ 000000000000000000000000000010100000000000000000000]
zext_ln4655            (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln4658             (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4658            (zext             ) [ 000000000000000000000000000000000000000000000000000]
training_set_V_addr_1  (getelementptr    ) [ 000000000000000000000000000010010000000000000000000]
training_instance_V    (load             ) [ 000000000000000000000000000000000000000000000000000]
rhs_V                  (trunc            ) [ 000000000000000000000000000000000000000000000000000]
ret_V                  (xor              ) [ 000000000000000000000000000010001111111100000000000]
knn_set_4_0_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_3_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4141           (trunc            ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4141_21        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
select_ln4141          (select           ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_1_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_4_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4141_22        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4141_23        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
select_ln4141_25       (select           ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4141_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4141_26       (select           ) [ 000000000000000000000000000010000000000100000000000]
knn_set_4_2_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_5_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4141_24        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4141_25        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
select_ln4141_27       (select           ) [ 000000000000000000000000000010000000000100000000000]
icmp_ln4141_2          (icmp             ) [ 000000000000000000000000000010000000000100000000000]
select_ln4141_29       (select           ) [ 000000000000000000000000000000000000000000000000000]
or_ln4141              (or               ) [ 000000000000000000000000000000000000000000000000000]
select_ln4141_30       (select           ) [ 000000000000000000000000000010000000000100000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
empty_41               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln4656    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln4657    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
dist                   (call             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4141            (zext             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4141_28       (select           ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4141_5          (zext             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4149            (icmp             ) [ 000000000000000000000000000011111111111100000000000]
br_ln4149              (br               ) [ 000000000000000000000000000000000000000000000000000]
add_ln4150             (add              ) [ 000000000000000000000000000011111111111100000000000]
switch_ln4150          (switch           ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4150_25         (zext             ) [ 000000000000000000000000000000000000000000000000000]
store_ln4150           (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4150_24         (zext             ) [ 000000000000000000000000000000000000000000000000000]
store_ln4150           (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4150_23         (zext             ) [ 000000000000000000000000000000000000000000000000000]
store_ln4150           (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4150_22         (zext             ) [ 000000000000000000000000000000000000000000000000000]
store_ln4150           (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4150_21         (zext             ) [ 000000000000000000000000000000000000000000000000000]
store_ln4150           (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4150            (zext             ) [ 000000000000000000000000000000000000000000000000000]
store_ln4150           (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln4150              (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln4463              (br               ) [ 000000000000000000000000000000000000000011100000000]
indvar_flatten11       (phi              ) [ 000000000000000000000000000000000000000001000000000]
i_0_i                  (phi              ) [ 000000000000000000000000000000000000000001000000000]
tmp_V_191              (phi              ) [ 000000000000000000000000000000000000000001111111100]
label_list_2           (phi              ) [ 000000000000000000000000000000000000000001111111110]
label_list_1           (phi              ) [ 000000000000000000000000000000000000000001111111111]
tmp_V_188              (phi              ) [ 000000000000000000000000000000000000000001111000000]
min_distance_list_2    (phi              ) [ 000000000000000000000000000000000000000001111100000]
min_distance_list_1    (phi              ) [ 000000000000000000000000000000000000000001111110000]
j_0_i                  (phi              ) [ 000000000000000000000000000000000000000001000000000]
zext_ln4463            (zext             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4463           (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln5                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
sub_ln4463             (sub              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4454            (icmp             ) [ 000000000000000000000000000000000000000001100000000]
add_ln4454             (add              ) [ 000000000000000000000000000000000000000011100000000]
br_ln4454              (br               ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4456            (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4463_11       (select           ) [ 000000000000000000000000000000000000000000000000000]
add_ln4454_5           (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_32         (zext             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4463_9         (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln4463_mid1        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
sub_ln4463_5           (sub              ) [ 000000000000000000000000000000000000000000000000000]
select_ln4463_12       (select           ) [ 000000000000000000000000000000000000000000000000000]
select_ln4454          (select           ) [ 000000000000000000000000000000000000000011100000000]
zext_ln4463_5          (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln4463             (add              ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_0_load_1     (load             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_26         (zext             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_1_load_1     (load             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_27         (zext             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_2_load_1     (load             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_28         (zext             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_3_load_1     (load             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_29         (zext             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_4_load_1     (load             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_30         (zext             ) [ 000000000000000000000000000000000000000000000000000]
knn_set_4_5_load_1     (load             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln4463_31         (zext             ) [ 000000000000000000000000000000000000000000000000000]
min_distance_list_0    (mux              ) [ 000000000000000000000000000000000000000001100000000]
j                      (add              ) [ 000000000000000000000000000000000000000011100000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
empty_42               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln4457    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln4458    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4463            (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4463          (select           ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4463_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
not_icmp_ln4463        (xor              ) [ 000000000000000000000000000000000000000000000000000]
phitmp_i_1_cast_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4463_9        (select           ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln4463_10        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4463_2          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
tmp_12                 (partselect       ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4463_8          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
phitmp_i_2             (select           ) [ 000000000000000000000000000000000000000000000000000]
phitmp_i_2_cast_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4463_10       (select           ) [ 000000000000000000000000000000000000000000000000000]
tmp_13                 (partselect       ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4474            (icmp             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4479            (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln4479          (select           ) [ 000000000000000000000000000000000000000000000000000]
min_distance_list_2_22 (select           ) [ 000000000000000000000000000000000000000000000000000]
select_ln4474          (select           ) [ 000000000000000000000000000000000000000011100000000]
min_distance_list_2_23 (select           ) [ 000000000000000000000000000000000000000011100000000]
icmp_ln4474_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln4479_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000]
label_list_2_9         (select           ) [ 000000000000000000000000000000000000000000000000000]
min_distance_list_2_24 (select           ) [ 000000000000000000000000000000000000000000000000000]
select_ln4474_14       (select           ) [ 000000000000000000000000000000000000000011100000000]
select_ln4474_15       (select           ) [ 000000000000000000000000000000000000000011100000000]
select_ln4479_24       (select           ) [ 000000000000000000000000000000000000000011100000000]
select_ln4479_25       (select           ) [ 000000000000000000000000000000000000000011100000000]
empty_43               (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000011100000000]
write_ln4684           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4685           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4686           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4687           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4688           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4689           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4690           (write            ) [ 000000000000000000000000000000000000000000000000000]
write_ln4691           (write            ) [ 000000000000000000000000000000000000000000000000000]
ret_ln4693             (ret              ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="training_set_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="knn_set_4_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="knn_set_4_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="knn_set_4_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="knn_set_4_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="knn_set_4_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="knn_set_4_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="popcount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TRAINING_LOOP_LANES_s"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i32.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LANES_INSERTION_SORT"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_165/3 tmp_V_166/4 tmp_V_167/5 tmp_V_168/6 tmp_V_169/7 tmp_V_170/8 tmp_V_171/9 tmp_V_172/11 tmp_V_173/12 tmp_V_174/13 tmp_V_175/14 tmp_V_176/15 tmp_V_177/16 tmp_V_178/17 tmp_V_179/18 tmp_V_180/20 tmp_V_181/21 tmp_V_182/22 tmp_V_183/23 tmp_V_184/24 tmp_V_185/25 tmp_V_186/26 tmp_V_187/27 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln4596/12 write_ln4597/13 write_ln4598/14 write_ln4599/15 write_ln4600/16 write_ln4601/17 write_ln4602/18 write_ln4603/19 write_ln4621/20 write_ln4622/21 write_ln4623/22 write_ln4624/23 write_ln4625/24 write_ln4626/25 write_ln4627/26 write_ln4628/27 write_ln4684/43 write_ln4685/44 write_ln4686/45 write_ln4687/46 write_ln4688/47 write_ln4689/48 write_ln4690/49 write_ln4691/50 "/>
</bind>
</comp>

<comp id="171" class="1004" name="training_set_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="256" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_addr/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="256" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln4581/9 training_instance_V/30 "/>
</bind>
</comp>

<comp id="184" class="1004" name="training_set_V_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="256" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_addr_1/30 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="1"/>
<pin id="194" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i1_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="1"/>
<pin id="206" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i1_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/11 "/>
</bind>
</comp>

<comp id="215" class="1005" name="empty_39_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_39_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="5"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_39/21 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="1"/>
<pin id="228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/28 "/>
</bind>
</comp>

<comp id="237" class="1005" name="j_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="2" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/28 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i4_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="i4_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/28 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten11_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten11_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/41 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_0_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_0_i_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/41 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_V_191_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_191 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_V_191_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_191/41 "/>
</bind>
</comp>

<comp id="294" class="1005" name="label_list_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="label_list_2 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="label_list_2_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="label_list_2/41 "/>
</bind>
</comp>

<comp id="307" class="1005" name="label_list_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="label_list_1 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="label_list_1_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="label_list_1/41 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_V_188_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_188 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_V_188_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="10" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_188/41 "/>
</bind>
</comp>

<comp id="333" class="1005" name="min_distance_list_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_list_2 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="min_distance_list_2_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="10" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_distance_list_2/41 "/>
</bind>
</comp>

<comp id="346" class="1005" name="min_distance_list_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_list_1 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="min_distance_list_1_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="10" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_distance_list_1/41 "/>
</bind>
</comp>

<comp id="359" class="1005" name="j_0_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="j_0_i_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/41 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_popcount_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="196" slack="1"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dist/32 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_4_0_load/38 knn_set_4_0_load_1/41 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_4_3_load/38 knn_set_4_3_load_1/41 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_4_1_load/38 knn_set_4_1_load_1/41 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_4_4_load/38 knn_set_4_4_load_1/41 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_4_2_load/38 knn_set_4_2_load_1/41 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_4_5_load/38 knn_set_4_5_load_1/41 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_172 tmp_V_173 tmp_V_174 tmp_V_175 tmp_V_176 tmp_V_177 tmp_V_178 tmp_V_179 tmp_V_182 "/>
</bind>
</comp>

<comp id="404" class="1005" name="reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="4"/>
<pin id="406" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_165 tmp_V_183 "/>
</bind>
</comp>

<comp id="408" class="1005" name="reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="3"/>
<pin id="410" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_166 tmp_V_184 "/>
</bind>
</comp>

<comp id="412" class="1005" name="reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_167 tmp_V_185 "/>
</bind>
</comp>

<comp id="416" class="1005" name="reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_168 tmp_V_186 "/>
</bind>
</comp>

<comp id="420" class="1004" name="index_4_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_4_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln4568_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4568/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln4571_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="7" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4571/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln4574_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="7"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4574/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Result_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="256" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="7"/>
<pin id="450" dir="0" index="2" bw="32" slack="6"/>
<pin id="451" dir="0" index="3" bw="32" slack="5"/>
<pin id="452" dir="0" index="4" bw="32" slack="4"/>
<pin id="453" dir="0" index="5" bw="32" slack="3"/>
<pin id="454" dir="0" index="6" bw="32" slack="2"/>
<pin id="455" dir="0" index="7" bw="32" slack="1"/>
<pin id="456" dir="0" index="8" bw="32" slack="0"/>
<pin id="457" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln4585_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4585/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln4650_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4650/20 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln4650_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4650/20 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln4650_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4650/20 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln4650_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="0" index="1" bw="11" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4650/20 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln4650_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4650/20 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln4650_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4650/20 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln4609_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4609/21 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln4609_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4609/21 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln414_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/21 "/>
</bind>
</comp>

<comp id="530" class="1004" name="lhs_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="196" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="6"/>
<pin id="533" dir="0" index="2" bw="32" slack="5"/>
<pin id="534" dir="0" index="3" bw="32" slack="4"/>
<pin id="535" dir="0" index="4" bw="32" slack="3"/>
<pin id="536" dir="0" index="5" bw="32" slack="2"/>
<pin id="537" dir="0" index="6" bw="32" slack="1"/>
<pin id="538" dir="0" index="7" bw="32" slack="0"/>
<pin id="539" dir="1" index="8" bw="196" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/27 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln4659_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4659/28 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln4659_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4659/28 "/>
</bind>
</comp>

<comp id="555" class="1004" name="shl_ln_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/28 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sub_ln4659_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4659/28 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln4141_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="0" index="1" bw="2" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4141/28 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln4653_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4653/28 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln4653_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="9" slack="0"/>
<pin id="584" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4653/28 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln4655_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4655/28 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln4659_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="0" index="2" bw="8" slack="0"/>
<pin id="597" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4659/28 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln4653_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="2" slack="0"/>
<pin id="604" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4653_1/28 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln4659_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4659_1/28 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln4659_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="0" index="2" bw="2" slack="0"/>
<pin id="615" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4659_1/28 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln4659_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4659_2/28 "/>
</bind>
</comp>

<comp id="623" class="1004" name="mul_ln4659_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="15" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4659/28 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln4659_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4659_1/28 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln4659_mid1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4659_mid1/28 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln4659_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4659_1/28 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln4659_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="3" slack="0"/>
<pin id="650" dir="0" index="2" bw="3" slack="0"/>
<pin id="651" dir="1" index="3" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4659_2/28 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln4141_7_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4141_7/28 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln4659_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4659_3/28 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i_10_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/28 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln4659_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4659_3/29 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln4659_mid2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="0" index="3" bw="6" slack="0"/>
<pin id="683" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4659_mid2/29 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln4655_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="2"/>
<pin id="689" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4655/30 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln4658_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4658/30 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln4658_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="9" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4658/30 "/>
</bind>
</comp>

<comp id="700" class="1004" name="rhs_V_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="256" slack="0"/>
<pin id="702" dir="1" index="1" bw="196" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs_V/31 "/>
</bind>
</comp>

<comp id="704" class="1004" name="ret_V_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="196" slack="4"/>
<pin id="706" dir="0" index="1" bw="196" slack="0"/>
<pin id="707" dir="1" index="2" bw="196" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/31 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln4141_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4141/38 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln4141_21_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4141_21/38 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln4141_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="10"/>
<pin id="719" dir="0" index="1" bw="9" slack="0"/>
<pin id="720" dir="0" index="2" bw="9" slack="0"/>
<pin id="721" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141/38 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln4141_22_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="0"/>
<pin id="726" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4141_22/38 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln4141_23_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="0"/>
<pin id="730" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4141_23/38 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln4141_25_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="10"/>
<pin id="734" dir="0" index="1" bw="9" slack="0"/>
<pin id="735" dir="0" index="2" bw="9" slack="0"/>
<pin id="736" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141_25/38 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln4141_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="0" index="1" bw="9" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4141_1/38 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln4141_26_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="9" slack="0"/>
<pin id="748" dir="0" index="2" bw="9" slack="0"/>
<pin id="749" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141_26/38 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln4141_24_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4141_24/38 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln4141_25_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="0"/>
<pin id="759" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4141_25/38 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln4141_27_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="10"/>
<pin id="763" dir="0" index="1" bw="9" slack="0"/>
<pin id="764" dir="0" index="2" bw="9" slack="0"/>
<pin id="765" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141_27/38 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln4141_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="0" index="1" bw="9" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4141_2/38 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln4141_29_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="2" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141_29/38 "/>
</bind>
</comp>

<comp id="782" class="1004" name="or_ln4141_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4141/38 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln4141_30_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="2" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141_30/38 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln4141_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4141/39 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln4141_28_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="0" index="1" bw="9" slack="1"/>
<pin id="803" dir="0" index="2" bw="9" slack="1"/>
<pin id="804" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4141_28/39 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln4141_5_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="1"/>
<pin id="807" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4141_5/39 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln4149_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="9" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4149/39 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln4150_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="11"/>
<pin id="816" dir="0" index="1" bw="2" slack="0"/>
<pin id="817" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4150/39 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln4150_25_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4150_25/39 "/>
</bind>
</comp>

<comp id="823" class="1004" name="store_ln4150_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="11" slack="0"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4150/39 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln4150_24_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4150_24/39 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln4150_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="11" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4150/39 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln4150_23_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4150_23/39 "/>
</bind>
</comp>

<comp id="843" class="1004" name="store_ln4150_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="11" slack="0"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4150/39 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln4150_22_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4150_22/39 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln4150_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="0" index="1" bw="11" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4150/39 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln4150_21_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4150_21/39 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln4150_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="11" slack="0"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4150/39 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln4150_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4150/39 "/>
</bind>
</comp>

<comp id="873" class="1004" name="store_ln4150_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="11" slack="0"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4150/39 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln4463_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463/41 "/>
</bind>
</comp>

<comp id="883" class="1004" name="trunc_ln4463_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4463/41 "/>
</bind>
</comp>

<comp id="887" class="1004" name="shl_ln5_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/41 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sub_ln4463_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="0"/>
<pin id="897" dir="0" index="1" bw="2" slack="0"/>
<pin id="898" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4463/41 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln4454_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="3" slack="0"/>
<pin id="903" dir="0" index="1" bw="2" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4454/41 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln4454_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="3" slack="0"/>
<pin id="910" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4454/41 "/>
</bind>
</comp>

<comp id="913" class="1004" name="icmp_ln4456_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="2" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4456/41 "/>
</bind>
</comp>

<comp id="919" class="1004" name="select_ln4463_11_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="0" index="2" bw="2" slack="0"/>
<pin id="923" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4463_11/41 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln4454_5_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="2" slack="0"/>
<pin id="930" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4454_5/41 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln4463_32_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="2" slack="0"/>
<pin id="935" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_32/41 "/>
</bind>
</comp>

<comp id="937" class="1004" name="trunc_ln4463_9_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4463_9/41 "/>
</bind>
</comp>

<comp id="941" class="1004" name="shl_ln4463_mid1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="0" index="2" bw="1" slack="0"/>
<pin id="945" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4463_mid1/41 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sub_ln4463_5_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="3" slack="0"/>
<pin id="951" dir="0" index="1" bw="2" slack="0"/>
<pin id="952" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4463_5/41 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln4463_12_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="3" slack="0"/>
<pin id="958" dir="0" index="2" bw="3" slack="0"/>
<pin id="959" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4463_12/41 "/>
</bind>
</comp>

<comp id="963" class="1004" name="select_ln4454_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="2" slack="0"/>
<pin id="966" dir="0" index="2" bw="2" slack="0"/>
<pin id="967" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4454/41 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln4463_5_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="0"/>
<pin id="973" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_5/41 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln4463_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="3" slack="0"/>
<pin id="977" dir="0" index="1" bw="2" slack="0"/>
<pin id="978" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4463/41 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln4463_26_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="0"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_26/41 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln4463_27_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="11" slack="0"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_27/41 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln4463_28_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="0"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_28/41 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln4463_29_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_29/41 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln4463_30_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="11" slack="0"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_30/41 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln4463_31_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="11" slack="0"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4463_31/41 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="min_distance_list_0_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="11" slack="0"/>
<pin id="1008" dir="0" index="2" bw="11" slack="0"/>
<pin id="1009" dir="0" index="3" bw="11" slack="0"/>
<pin id="1010" dir="0" index="4" bw="11" slack="0"/>
<pin id="1011" dir="0" index="5" bw="11" slack="0"/>
<pin id="1012" dir="0" index="6" bw="11" slack="0"/>
<pin id="1013" dir="0" index="7" bw="3" slack="0"/>
<pin id="1014" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="min_distance_list_0/41 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="j_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="2" slack="0"/>
<pin id="1026" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/41 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln4463_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="0" index="1" bw="32" slack="1"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4463/42 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="select_ln4463_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="0" index="2" bw="6" slack="0"/>
<pin id="1038" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4463/42 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="icmp_ln4463_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="0" index="1" bw="32" slack="1"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4463_1/42 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="not_icmp_ln4463_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_icmp_ln4463/42 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="phitmp_i_1_cast_cast_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phitmp_i_1_cast_cast/42 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="select_ln4463_9_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="0" index="2" bw="6" slack="0"/>
<pin id="1061" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4463_9/42 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="trunc_ln4463_10_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="6" slack="0"/>
<pin id="1067" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4463_10/42 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="icmp_ln4463_2_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="0" index="1" bw="32" slack="1"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4463_2/42 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_12_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="0"/>
<pin id="1076" dir="0" index="1" bw="6" slack="0"/>
<pin id="1077" dir="0" index="2" bw="3" slack="0"/>
<pin id="1078" dir="0" index="3" bw="4" slack="0"/>
<pin id="1079" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/42 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="icmp_ln4463_8_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4463_8/42 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="phitmp_i_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="2" slack="0"/>
<pin id="1093" dir="0" index="2" bw="2" slack="0"/>
<pin id="1094" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i_2/42 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="phitmp_i_2_cast_cast_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="0"/>
<pin id="1100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phitmp_i_2_cast_cast/42 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="select_ln4463_10_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="2" slack="0"/>
<pin id="1105" dir="0" index="2" bw="6" slack="0"/>
<pin id="1106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4463_10/42 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_13_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="5" slack="0"/>
<pin id="1112" dir="0" index="1" bw="6" slack="0"/>
<pin id="1113" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114" dir="0" index="3" bw="4" slack="0"/>
<pin id="1115" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/42 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln4474_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="5" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4474/42 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln4479_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="0"/>
<pin id="1128" dir="0" index="1" bw="3" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4479/42 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="select_ln4479_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="0" index="2" bw="32" slack="1"/>
<pin id="1136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4479/42 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="min_distance_list_2_22_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="1"/>
<pin id="1143" dir="0" index="2" bw="32" slack="1"/>
<pin id="1144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_distance_list_2_22/42 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="select_ln4474_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="1"/>
<pin id="1150" dir="0" index="2" bw="32" slack="0"/>
<pin id="1151" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4474/42 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="min_distance_list_2_23_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="32" slack="1"/>
<pin id="1158" dir="0" index="2" bw="32" slack="0"/>
<pin id="1159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_distance_list_2_23/42 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="icmp_ln4474_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="6" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4474_1/42 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="icmp_ln4479_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4479_1/42 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="label_list_2_9_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="32" slack="1"/>
<pin id="1179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="label_list_2_9/42 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="min_distance_list_2_24_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="32" slack="1"/>
<pin id="1186" dir="0" index="2" bw="32" slack="1"/>
<pin id="1187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_distance_list_2_24/42 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="select_ln4474_14_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="1"/>
<pin id="1193" dir="0" index="2" bw="32" slack="0"/>
<pin id="1194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4474_14/42 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="select_ln4474_15_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="32" slack="1"/>
<pin id="1201" dir="0" index="2" bw="32" slack="0"/>
<pin id="1202" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4474_15/42 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="select_ln4479_24_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="0" index="2" bw="32" slack="1"/>
<pin id="1210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4479_24/42 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="select_ln4479_25_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="32" slack="1"/>
<pin id="1217" dir="0" index="2" bw="32" slack="1"/>
<pin id="1218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4479_25/42 "/>
</bind>
</comp>

<comp id="1221" class="1007" name="mul_ln4659_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="0" index="1" bw="15" slack="0"/>
<pin id="1224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4659_1/29 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="index_4_load_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="5"/>
<pin id="1230" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="index_4_load "/>
</bind>
</comp>

<comp id="1233" class="1005" name="icmp_ln4568_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4568 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="i_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="9" slack="0"/>
<pin id="1242" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_V_169_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="2"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_169 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_V_170_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_170 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="icmp_ln4585_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4585 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="i_9_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="14" slack="0"/>
<pin id="1261" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="trunc_ln414_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="4" slack="6"/>
<pin id="1266" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="lhs_V_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="196" slack="4"/>
<pin id="1271" dir="1" index="1" bw="196" slack="4"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1274" class="1005" name="icmp_ln4653_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4653 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="add_ln4653_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="9" slack="0"/>
<pin id="1280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4653 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="select_ln4659_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="2"/>
<pin id="1285" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln4659 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="select_ln4659_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="2" slack="0"/>
<pin id="1290" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln4659_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="mul_ln4659_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="15" slack="1"/>
<pin id="1295" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4659 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="select_ln4659_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="3" slack="11"/>
<pin id="1300" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="select_ln4659_2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="select_ln4659_3_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="10"/>
<pin id="1305" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="select_ln4659_3 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="i_10_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="0"/>
<pin id="1312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="trunc_ln4659_mid2_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="9" slack="1"/>
<pin id="1317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4659_mid2 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="training_set_V_addr_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="9" slack="1"/>
<pin id="1322" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="training_set_V_addr_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="ret_V_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="196" slack="1"/>
<pin id="1327" dir="1" index="1" bw="196" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1330" class="1005" name="select_ln4141_26_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="9" slack="1"/>
<pin id="1332" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4141_26 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="select_ln4141_27_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="9" slack="1"/>
<pin id="1337" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4141_27 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="icmp_ln4141_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="1"/>
<pin id="1342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4141_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="select_ln4141_30_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="2" slack="1"/>
<pin id="1347" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4141_30 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="icmp_ln4454_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4454 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="add_ln4454_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="3" slack="0"/>
<pin id="1362" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4454 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="select_ln4454_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="2" slack="0"/>
<pin id="1367" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln4454 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="min_distance_list_0_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_list_0 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="j_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="2" slack="0"/>
<pin id="1382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1385" class="1005" name="select_ln4474_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4474 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="min_distance_list_2_23_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_list_2_23 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="select_ln4474_14_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4474_14 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="select_ln4474_15_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="1"/>
<pin id="1402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4474_15 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="select_ln4479_24_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="1"/>
<pin id="1407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4479_24 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="select_ln4479_25_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="1"/>
<pin id="1412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4479_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="154" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="110" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="292"><net_src comp="281" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="323"><net_src comp="120" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="336"><net_src comp="120" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="344"><net_src comp="333" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="349"><net_src comp="120" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="104" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="8" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="10" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="156" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="407"><net_src comp="156" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="156" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="156" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="156" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="196" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="196" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="192" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="458"><net_src comp="60" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="399" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="460"><net_src comp="404" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="461"><net_src comp="408" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="412" pin="1"/><net_sink comp="447" pin=4"/></net>

<net id="463"><net_src comp="416" pin="1"/><net_sink comp="447" pin=5"/></net>

<net id="464"><net_src comp="156" pin="2"/><net_sink comp="447" pin=8"/></net>

<net id="465"><net_src comp="447" pin="9"/><net_sink comp="178" pin=1"/></net>

<net id="470"><net_src comp="208" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="208" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="8" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="10" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="12" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="76" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="14" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="16" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="18" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="219" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="4" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="156" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="540"><net_src comp="78" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="399" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="404" pin="1"/><net_sink comp="530" pin=3"/></net>

<net id="543"><net_src comp="408" pin="1"/><net_sink comp="530" pin=4"/></net>

<net id="544"><net_src comp="412" pin="1"/><net_sink comp="530" pin=5"/></net>

<net id="545"><net_src comp="416" pin="1"/><net_sink comp="530" pin=6"/></net>

<net id="546"><net_src comp="156" pin="2"/><net_sink comp="530" pin=7"/></net>

<net id="550"><net_src comp="241" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="241" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="84" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="547" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="555" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="547" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="230" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="34" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="40" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="230" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="252" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="86" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="82" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="252" pin="4"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="88" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="241" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="587" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="601" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="241" pin="4"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="90" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="601" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="84" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="607" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="587" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="563" pin="2"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="633" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="607" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="587" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="569" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="593" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="94" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="684"><net_src comp="98" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="100" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="686"><net_src comp="102" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="703"><net_src comp="178" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="375" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="379" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="709" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="727"><net_src comp="383" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="387" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="724" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="717" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="732" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="717" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="391" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="395" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="753" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="761" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="745" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="106" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="88" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="768" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="739" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="774" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="80" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="370" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="812"><net_src comp="796" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="800" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="805" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="370" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="16" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="370" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="14" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="370" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="12" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="370" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="10" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="370" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="8" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="370" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="18" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="274" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="274" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="84" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="883" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="80" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="887" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="879" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="263" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="122" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="112" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="263" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="363" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="124" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="80" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="363" pin="4"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="88" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="274" pin="4"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="946"><net_src comp="84" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="80" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="953"><net_src comp="941" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="933" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="913" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="949" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="895" pin="2"/><net_sink comp="955" pin=2"/></net>

<net id="968"><net_src comp="913" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="927" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="274" pin="4"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="919" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="955" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="375" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="383" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="391" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="379" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="387" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="395" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1015"><net_src comp="126" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1016"><net_src comp="981" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="985" pin="1"/><net_sink comp="1005" pin=2"/></net>

<net id="1018"><net_src comp="989" pin="1"/><net_sink comp="1005" pin=3"/></net>

<net id="1019"><net_src comp="993" pin="1"/><net_sink comp="1005" pin=4"/></net>

<net id="1020"><net_src comp="997" pin="1"/><net_sink comp="1005" pin=5"/></net>

<net id="1021"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=6"/></net>

<net id="1022"><net_src comp="975" pin="2"/><net_sink comp="1005" pin=7"/></net>

<net id="1027"><net_src comp="88" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="919" pin="3"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="346" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="134" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="136" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="333" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="1029" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="138" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="1042" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="1034" pin="3"/><net_sink comp="1057" pin=2"/></net>

<net id="1068"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="320" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1080"><net_src comp="140" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="1057" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1082"><net_src comp="28" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1083"><net_src comp="142" pin="0"/><net_sink comp="1074" pin=3"/></net>

<net id="1088"><net_src comp="1074" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="144" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="106" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="1065" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1101"><net_src comp="1090" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1107"><net_src comp="1069" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="1057" pin="3"/><net_sink comp="1102" pin=2"/></net>

<net id="1116"><net_src comp="146" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="1102" pin="3"/><net_sink comp="1110" pin=1"/></net>

<net id="1118"><net_src comp="54" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1119"><net_src comp="142" pin="0"/><net_sink comp="1110" pin=3"/></net>

<net id="1124"><net_src comp="1110" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="148" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1102" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="150" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1137"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="24" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="281" pin="1"/><net_sink comp="1132" pin=2"/></net>

<net id="1145"><net_src comp="1126" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="320" pin="1"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1120" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="294" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="1132" pin="3"/><net_sink comp="1147" pin=2"/></net>

<net id="1160"><net_src comp="1120" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="333" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="1140" pin="3"/><net_sink comp="1155" pin=2"/></net>

<net id="1167"><net_src comp="1102" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="134" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1102" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="152" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1180"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="24" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="294" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="1188"><net_src comp="1169" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="333" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="1195"><net_src comp="1163" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="307" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="1175" pin="3"/><net_sink comp="1190" pin=2"/></net>

<net id="1203"><net_src comp="1163" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="346" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="1183" pin="3"/><net_sink comp="1198" pin=2"/></net>

<net id="1211"><net_src comp="1163" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="24" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="307" pin="1"/><net_sink comp="1206" pin=2"/></net>

<net id="1219"><net_src comp="1163" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1220"><net_src comp="346" pin="1"/><net_sink comp="1214" pin=2"/></net>

<net id="1225"><net_src comp="96" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="675" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1227"><net_src comp="1221" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="1231"><net_src comp="420" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1236"><net_src comp="424" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1243"><net_src comp="436" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1248"><net_src comp="156" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="447" pin=6"/></net>

<net id="1253"><net_src comp="156" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="447" pin=7"/></net>

<net id="1258"><net_src comp="466" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="472" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1267"><net_src comp="526" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1272"><net_src comp="530" pin="8"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1277"><net_src comp="575" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="581" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1286"><net_src comp="593" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1291"><net_src comp="611" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1296"><net_src comp="623" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1301"><net_src comp="647" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1306"><net_src comp="661" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1309"><net_src comp="1303" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1313"><net_src comp="669" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1318"><net_src comp="678" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1323"><net_src comp="184" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1328"><net_src comp="704" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1333"><net_src comp="745" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="1338"><net_src comp="761" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1343"><net_src comp="768" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1348"><net_src comp="788" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1359"><net_src comp="901" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="907" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1368"><net_src comp="963" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1373"><net_src comp="1005" pin="8"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1376"><net_src comp="1370" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1377"><net_src comp="1370" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1378"><net_src comp="1370" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1379"><net_src comp="1370" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1383"><net_src comp="1023" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1388"><net_src comp="1147" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1393"><net_src comp="1155" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1398"><net_src comp="1190" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1403"><net_src comp="1198" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1408"><net_src comp="1206" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1413"><net_src comp="1214" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="351" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_1_V_V | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 43 44 45 46 47 48 49 50 }
	Port: index_4 | {21 }
	Port: training_set_V | {9 }
	Port: knn_set_4_0 | {20 39 }
	Port: knn_set_4_1 | {20 39 }
	Port: knn_set_4_2 | {20 39 }
	Port: knn_set_4_3 | {20 39 }
	Port: knn_set_4_4 | {20 39 }
	Port: knn_set_4_5 | {20 39 }
 - Input state : 
	Port: update_knn1 : Input_1_V_V | {2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 20 21 22 23 24 25 26 27 }
	Port: update_knn1 : index_4 | {1 }
	Port: update_knn1 : training_set_V | {30 31 }
	Port: update_knn1 : knn_set_4_0 | {38 41 }
	Port: update_knn1 : knn_set_4_1 | {38 41 }
	Port: update_knn1 : knn_set_4_2 | {38 41 }
	Port: update_knn1 : knn_set_4_3 | {38 41 }
	Port: update_knn1 : knn_set_4_4 | {38 41 }
	Port: update_knn1 : knn_set_4_5 | {38 41 }
  - Chain level:
	State 1
		icmp_ln4568 : 1
		br_ln4568 : 2
	State 2
		icmp_ln4571 : 1
		i : 1
		br_ln4571 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		training_set_V_addr : 1
		store_ln4581 : 1
		empty_36 : 1
	State 10
	State 11
		icmp_ln4585 : 1
		i_9 : 1
		br_ln4585 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		empty_38 : 1
	State 20
	State 21
		add_ln4609 : 1
		store_ln4609 : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		zext_ln4659 : 1
		trunc_ln4659 : 1
		shl_ln : 2
		sub_ln4659 : 3
		icmp_ln4141 : 3
		icmp_ln4653 : 1
		add_ln4653 : 1
		br_ln4653 : 2
		icmp_ln4655 : 1
		select_ln4659 : 2
		add_ln4653_1 : 1
		zext_ln4659_1 : 2
		select_ln4659_1 : 2
		zext_ln4659_2 : 3
		mul_ln4659 : 4
		trunc_ln4659_1 : 2
		shl_ln4659_mid1 : 3
		sub_ln4659_1 : 4
		select_ln4659_2 : 5
		icmp_ln4141_7 : 4
		select_ln4659_3 : 5
		empty_40 : 1
		i_10 : 3
	State 29
		mul_ln4659_1 : 1
		trunc_ln4659_mid2 : 2
	State 30
		add_ln4658 : 1
		zext_ln4658 : 2
		training_set_V_addr_1 : 3
		training_instance_V : 4
	State 31
		rhs_V : 1
		ret_V : 2
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		trunc_ln4141 : 1
		trunc_ln4141_21 : 1
		select_ln4141 : 2
		trunc_ln4141_22 : 1
		trunc_ln4141_23 : 1
		select_ln4141_25 : 2
		icmp_ln4141_1 : 3
		select_ln4141_26 : 4
		trunc_ln4141_24 : 1
		trunc_ln4141_25 : 1
		select_ln4141_27 : 2
		icmp_ln4141_2 : 5
		select_ln4141_29 : 6
		or_ln4141 : 6
		select_ln4141_30 : 6
	State 39
		zext_ln4141 : 1
		icmp_ln4149 : 2
		br_ln4149 : 3
		add_ln4150 : 1
		switch_ln4150 : 2
		zext_ln4150_25 : 1
		store_ln4150 : 2
		zext_ln4150_24 : 1
		store_ln4150 : 2
		zext_ln4150_23 : 1
		store_ln4150 : 2
		zext_ln4150_22 : 1
		store_ln4150 : 2
		zext_ln4150_21 : 1
		store_ln4150 : 2
		zext_ln4150 : 1
		store_ln4150 : 2
	State 40
	State 41
		zext_ln4463 : 1
		trunc_ln4463 : 1
		shl_ln5 : 2
		sub_ln4463 : 3
		icmp_ln4454 : 1
		add_ln4454 : 1
		br_ln4454 : 2
		icmp_ln4456 : 1
		select_ln4463_11 : 2
		add_ln4454_5 : 1
		zext_ln4463_32 : 2
		trunc_ln4463_9 : 2
		shl_ln4463_mid1 : 3
		sub_ln4463_5 : 4
		select_ln4463_12 : 5
		select_ln4454 : 2
		zext_ln4463_5 : 3
		add_ln4463 : 6
		zext_ln4463_26 : 1
		zext_ln4463_27 : 1
		zext_ln4463_28 : 1
		zext_ln4463_29 : 1
		zext_ln4463_30 : 1
		zext_ln4463_31 : 1
		min_distance_list_0 : 7
		j : 3
	State 42
		select_ln4463 : 1
		not_icmp_ln4463 : 1
		phitmp_i_1_cast_cast : 1
		select_ln4463_9 : 2
		trunc_ln4463_10 : 3
		tmp_12 : 3
		icmp_ln4463_8 : 4
		phitmp_i_2 : 5
		phitmp_i_2_cast_cast : 6
		select_ln4463_10 : 7
		tmp_13 : 8
		icmp_ln4474 : 9
		icmp_ln4479 : 8
		select_ln4479 : 9
		min_distance_list_2_22 : 9
		select_ln4474 : 10
		min_distance_list_2_23 : 10
		icmp_ln4474_1 : 8
		icmp_ln4479_1 : 8
		label_list_2_9 : 9
		min_distance_list_2_24 : 9
		select_ln4474_14 : 10
		select_ln4474_15 : 10
		select_ln4479_24 : 9
		select_ln4479_25 : 9
		empty_43 : 1
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   |       grp_popcount_fu_370      |    0    |   131   |   1928  |
|----------|--------------------------------|---------|---------|---------|
|          |      select_ln4659_fu_593      |    0    |    0    |    8    |
|          |     select_ln4659_1_fu_611     |    0    |    0    |    2    |
|          |     select_ln4659_2_fu_647     |    0    |    0    |    3    |
|          |     select_ln4659_3_fu_661     |    0    |    0    |    2    |
|          |      select_ln4141_fu_717      |    0    |    0    |    9    |
|          |     select_ln4141_25_fu_732    |    0    |    0    |    9    |
|          |     select_ln4141_26_fu_745    |    0    |    0    |    9    |
|          |     select_ln4141_27_fu_761    |    0    |    0    |    9    |
|          |     select_ln4141_29_fu_774    |    0    |    0    |    2    |
|          |     select_ln4141_30_fu_788    |    0    |    0    |    2    |
|          |     select_ln4141_28_fu_800    |    0    |    0    |    9    |
|          |     select_ln4463_11_fu_919    |    0    |    0    |    2    |
|          |     select_ln4463_12_fu_955    |    0    |    0    |    3    |
|  select  |      select_ln4454_fu_963      |    0    |    0    |    2    |
|          |      select_ln4463_fu_1034     |    0    |    0    |    6    |
|          |     select_ln4463_9_fu_1057    |    0    |    0    |    6    |
|          |       phitmp_i_2_fu_1090       |    0    |    0    |    2    |
|          |    select_ln4463_10_fu_1102    |    0    |    0    |    6    |
|          |      select_ln4479_fu_1132     |    0    |    0    |    32   |
|          | min_distance_list_2_22_fu_1140 |    0    |    0    |    32   |
|          |      select_ln4474_fu_1147     |    0    |    0    |    32   |
|          | min_distance_list_2_23_fu_1155 |    0    |    0    |    32   |
|          |     label_list_2_9_fu_1175     |    0    |    0    |    32   |
|          | min_distance_list_2_24_fu_1183 |    0    |    0    |    32   |
|          |    select_ln4474_14_fu_1190    |    0    |    0    |    32   |
|          |    select_ln4474_15_fu_1198    |    0    |    0    |    32   |
|          |    select_ln4479_24_fu_1206    |    0    |    0    |    32   |
|          |    select_ln4479_25_fu_1214    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |       icmp_ln4568_fu_424       |    0    |    0    |    18   |
|          |       icmp_ln4571_fu_430       |    0    |    0    |    13   |
|          |       icmp_ln4585_fu_466       |    0    |    0    |    13   |
|          |       icmp_ln4141_fu_569       |    0    |    0    |    9    |
|          |       icmp_ln4653_fu_575       |    0    |    0    |    13   |
|          |       icmp_ln4655_fu_587       |    0    |    0    |    11   |
|          |      icmp_ln4141_7_fu_655      |    0    |    0    |    9    |
|          |      icmp_ln4141_1_fu_739      |    0    |    0    |    13   |
|          |      icmp_ln4141_2_fu_768      |    0    |    0    |    13   |
|   icmp   |       icmp_ln4149_fu_808       |    0    |    0    |    13   |
|          |       icmp_ln4454_fu_901       |    0    |    0    |    9    |
|          |       icmp_ln4456_fu_913       |    0    |    0    |    8    |
|          |       icmp_ln4463_fu_1029      |    0    |    0    |    18   |
|          |      icmp_ln4463_1_fu_1042     |    0    |    0    |    18   |
|          |      icmp_ln4463_2_fu_1069     |    0    |    0    |    18   |
|          |      icmp_ln4463_8_fu_1084     |    0    |    0    |    9    |
|          |       icmp_ln4474_fu_1120      |    0    |    0    |    11   |
|          |       icmp_ln4479_fu_1126      |    0    |    0    |    11   |
|          |      icmp_ln4474_1_fu_1163     |    0    |    0    |    11   |
|          |      icmp_ln4479_1_fu_1169     |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|    xor   |          ret_V_fu_704          |    0    |    0    |   196   |
|          |     not_icmp_ln4463_fu_1047    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |            i_fu_436            |    0    |    0    |    15   |
|          |           i_9_fu_472           |    0    |    0    |    19   |
|          |        add_ln4609_fu_514       |    0    |    0    |    39   |
|          |        add_ln4653_fu_581       |    0    |    0    |    15   |
|          |       add_ln4653_1_fu_601      |    0    |    0    |    10   |
|    add   |           i_10_fu_669          |    0    |    0    |    15   |
|          |        add_ln4658_fu_690       |    0    |    0    |    15   |
|          |        add_ln4150_fu_814       |    0    |    0    |    12   |
|          |        add_ln4454_fu_907       |    0    |    0    |    12   |
|          |       add_ln4454_5_fu_927      |    0    |    0    |    10   |
|          |        add_ln4463_fu_975       |    0    |    0    |    12   |
|          |            j_fu_1023           |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln4659_fu_563       |    0    |    0    |    12   |
|    sub   |       sub_ln4659_1_fu_641      |    0    |    0    |    12   |
|          |        sub_ln4463_fu_895       |    0    |    0    |    12   |
|          |       sub_ln4463_5_fu_949      |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |   min_distance_list_0_fu_1005  |    0    |    0    |    33   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln4659_fu_623       |    0    |    0    |    6    |
|          |      mul_ln4659_1_fu_1221      |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    or    |        or_ln4141_fu_782        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   |         grp_read_fu_156        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_162        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       zext_ln4574_fu_442       |    0    |    0    |    0    |
|          |       zext_ln4659_fu_547       |    0    |    0    |    0    |
|          |      zext_ln4659_1_fu_607      |    0    |    0    |    0    |
|          |      zext_ln4659_2_fu_619      |    0    |    0    |    0    |
|          |      zext_ln4659_3_fu_675      |    0    |    0    |    0    |
|          |       zext_ln4655_fu_687       |    0    |    0    |    0    |
|          |       zext_ln4658_fu_695       |    0    |    0    |    0    |
|          |       zext_ln4141_fu_796       |    0    |    0    |    0    |
|          |      zext_ln4141_5_fu_805      |    0    |    0    |    0    |
|          |      zext_ln4150_25_fu_819     |    0    |    0    |    0    |
|          |      zext_ln4150_24_fu_829     |    0    |    0    |    0    |
|          |      zext_ln4150_23_fu_839     |    0    |    0    |    0    |
|   zext   |      zext_ln4150_22_fu_849     |    0    |    0    |    0    |
|          |      zext_ln4150_21_fu_859     |    0    |    0    |    0    |
|          |       zext_ln4150_fu_869       |    0    |    0    |    0    |
|          |       zext_ln4463_fu_879       |    0    |    0    |    0    |
|          |      zext_ln4463_32_fu_933     |    0    |    0    |    0    |
|          |      zext_ln4463_5_fu_971      |    0    |    0    |    0    |
|          |      zext_ln4463_26_fu_981     |    0    |    0    |    0    |
|          |      zext_ln4463_27_fu_985     |    0    |    0    |    0    |
|          |      zext_ln4463_28_fu_989     |    0    |    0    |    0    |
|          |      zext_ln4463_29_fu_993     |    0    |    0    |    0    |
|          |      zext_ln4463_30_fu_997     |    0    |    0    |    0    |
|          |     zext_ln4463_31_fu_1001     |    0    |    0    |    0    |
|          |  phitmp_i_1_cast_cast_fu_1053  |    0    |    0    |    0    |
|          |  phitmp_i_2_cast_cast_fu_1098  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Result_s_fu_447       |    0    |    0    |    0    |
|          |          lhs_V_fu_530          |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_555         |    0    |    0    |    0    |
|          |     shl_ln4659_mid1_fu_633     |    0    |    0    |    0    |
|          |         shl_ln5_fu_887         |    0    |    0    |    0    |
|          |     shl_ln4463_mid1_fu_941     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln414_fu_526       |    0    |    0    |    0    |
|          |       trunc_ln4659_fu_551      |    0    |    0    |    0    |
|          |      trunc_ln4659_1_fu_629     |    0    |    0    |    0    |
|          |          rhs_V_fu_700          |    0    |    0    |    0    |
|          |       trunc_ln4141_fu_709      |    0    |    0    |    0    |
|          |     trunc_ln4141_21_fu_713     |    0    |    0    |    0    |
|   trunc  |     trunc_ln4141_22_fu_724     |    0    |    0    |    0    |
|          |     trunc_ln4141_23_fu_728     |    0    |    0    |    0    |
|          |     trunc_ln4141_24_fu_753     |    0    |    0    |    0    |
|          |     trunc_ln4141_25_fu_757     |    0    |    0    |    0    |
|          |       trunc_ln4463_fu_883      |    0    |    0    |    0    |
|          |      trunc_ln4463_9_fu_937     |    0    |    0    |    0    |
|          |     trunc_ln4463_10_fu_1065    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    trunc_ln4659_mid2_fu_678    |    0    |    0    |    0    |
|partselect|         tmp_12_fu_1074         |    0    |    0    |    0    |
|          |         tmp_13_fu_1110         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    1    |   131   |   3059  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln4454_reg_1360      |    3   |
|      add_ln4653_reg_1278      |    9   |
|        empty_39_reg_215       |   32   |
|          i1_0_reg_204         |   14   |
|          i4_0_reg_248         |    8   |
|         i_0_i_reg_270         |    2   |
|          i_0_reg_192          |    9   |
|         i_10_reg_1310         |    8   |
|          i_9_reg_1259         |   14   |
|           i_reg_1240          |    9   |
|     icmp_ln4141_2_reg_1340    |    1   |
|      icmp_ln4454_reg_1356     |    1   |
|      icmp_ln4568_reg_1233     |    1   |
|      icmp_ln4585_reg_1255     |    1   |
|      icmp_ln4653_reg_1274     |    1   |
|     index_4_load_reg_1228     |   32   |
|    indvar_flatten11_reg_259   |    3   |
|     indvar_flatten_reg_226    |    9   |
|         j_0_i_reg_359         |    2   |
|          j_0_reg_237          |    2   |
|           j_reg_1380          |    2   |
|      label_list_1_reg_307     |   32   |
|      label_list_2_reg_294     |   32   |
|         lhs_V_reg_1269        |   196  |
|  min_distance_list_0_reg_1370 |   32   |
|  min_distance_list_1_reg_346  |   32   |
|min_distance_list_2_23_reg_1390|   32   |
|  min_distance_list_2_reg_333  |   32   |
|      mul_ln4659_reg_1293      |   15   |
|            reg_399            |   32   |
|            reg_404            |   32   |
|            reg_408            |   32   |
|            reg_412            |   32   |
|            reg_416            |   32   |
|         ret_V_reg_1325        |   196  |
|   select_ln4141_26_reg_1330   |    9   |
|   select_ln4141_27_reg_1335   |    9   |
|   select_ln4141_30_reg_1345   |    2   |
|     select_ln4454_reg_1365    |    2   |
|   select_ln4474_14_reg_1395   |   32   |
|   select_ln4474_15_reg_1400   |   32   |
|     select_ln4474_reg_1385    |   32   |
|   select_ln4479_24_reg_1405   |   32   |
|   select_ln4479_25_reg_1410   |   32   |
|    select_ln4659_1_reg_1288   |    2   |
|    select_ln4659_2_reg_1298   |    3   |
|    select_ln4659_3_reg_1303   |    1   |
|     select_ln4659_reg_1283    |    8   |
|       tmp_V_169_reg_1245      |   32   |
|       tmp_V_170_reg_1250      |   32   |
|       tmp_V_188_reg_320       |   32   |
|       tmp_V_191_reg_281       |   32   |
| training_set_V_addr_1_reg_1320|    9   |
|      trunc_ln414_reg_1264     |    4   |
|   trunc_ln4659_mid2_reg_1315  |    9   |
+-------------------------------+--------+
|             Total             |  1268  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_162      |  p2  |   9  |  32  |   288  ||    44   |
|      grp_access_fu_178      |  p0  |   3  |   9  |   27   ||    15   |
|         i_0_reg_192         |  p0  |   2  |   9  |   18   ||    9    |
|      tmp_V_191_reg_281      |  p0  |   2  |  32  |   64   ||    9    |
|     label_list_2_reg_294    |  p0  |   2  |  32  |   64   ||    9    |
|     label_list_1_reg_307    |  p0  |   2  |  32  |   64   ||    9    |
|      tmp_V_188_reg_320      |  p0  |   2  |  32  |   64   ||    9    |
| min_distance_list_2_reg_333 |  p0  |   2  |  32  |   64   ||    9    |
| min_distance_list_1_reg_346 |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   717  || 16.2238 ||   122   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   131  |  3059  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   122  |
|  Register |    -   |    -   |  1268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   16   |  1399  |  3181  |
+-----------+--------+--------+--------+--------+
