// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Mat2Array_HH_
#define _Mat2Array_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Mat2Array : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > img_data_stream_V_dout;
    sc_in< sc_logic > img_data_stream_V_empty_n;
    sc_out< sc_logic > img_data_stream_V_read;
    sc_out< sc_lv<17> > fb_address0;
    sc_out< sc_logic > fb_ce0;
    sc_out< sc_logic > fb_we0;
    sc_out< sc_lv<8> > fb_d0;


    // Module declarations
    Mat2Array(sc_module_name name);
    SC_HAS_PROCESS(Mat2Array);

    ~Mat2Array();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > img_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln241_reg_199;
    sc_signal< sc_lv<9> > t_V_1_reg_103;
    sc_signal< sc_lv<1> > icmp_ln240_fu_114_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > row_V_fu_120_p2;
    sc_signal< sc_lv<9> > row_V_reg_184;
    sc_signal< sc_lv<17> > shl_ln_fu_126_p3;
    sc_signal< sc_lv<17> > shl_ln_reg_189;
    sc_signal< sc_lv<16> > zext_ln241_fu_142_p1;
    sc_signal< sc_lv<16> > zext_ln241_reg_194;
    sc_signal< sc_lv<1> > icmp_ln241_fu_146_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > col_V_fu_152_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<17> > add_ln253_fu_171_p2;
    sc_signal< sc_lv<17> > add_ln253_reg_208;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<9> > t_V_reg_92;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > zext_ln253_1_fu_176_p1;
    sc_signal< sc_lv<15> > shl_ln1352_1_fu_134_p3;
    sc_signal< sc_lv<16> > zext_ln253_fu_158_p1;
    sc_signal< sc_lv<16> > add_ln253_1_fu_162_p2;
    sc_signal< sc_lv<17> > zext_ln253_2_fu_167_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<9> ap_const_lv9_118;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_140;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln253_1_fu_162_p2();
    void thread_add_ln253_fu_171_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_col_V_fu_152_p2();
    void thread_fb_address0();
    void thread_fb_ce0();
    void thread_fb_d0();
    void thread_fb_we0();
    void thread_icmp_ln240_fu_114_p2();
    void thread_icmp_ln241_fu_146_p2();
    void thread_img_data_stream_V_blk_n();
    void thread_img_data_stream_V_read();
    void thread_row_V_fu_120_p2();
    void thread_shl_ln1352_1_fu_134_p3();
    void thread_shl_ln_fu_126_p3();
    void thread_zext_ln241_fu_142_p1();
    void thread_zext_ln253_1_fu_176_p1();
    void thread_zext_ln253_2_fu_167_p1();
    void thread_zext_ln253_fu_158_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
