/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/dds_compiler_v6_0_16
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap dds_compiler_v6_0_16 /home/feilong/Storages/fpga/000_vivado_sim_linux32/dds_compiler_v6_0_16
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work dds_compiler_v6_0_16 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/dds_compiler_v6_0_16/.cxl.vhdl.dds_compiler_v6_0_16.dds_compiler_v6_0_16.lin64.cmf
