#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 10 12:29:54 2022
# Process ID: 11996
# Current directory: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11388 D:\workdir\Git_repository_FPGA\ZYNQ\7020\Vivado\vivado_proj\vivado_proj.xpr
# Log file: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado.log
# Journal file: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.566 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from block design file <D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
delete_bd_objs [get_bd_nets axi_iic_1_iic2intc_irpt] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_iic_1_IIC1] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_iic_1_IIC] [get_bd_nets axi_iic_0_iic2intc_irpt] [get_bd_nets axi_iic_1_gpo1] [get_bd_nets axi_iic_1_gpo] [get_bd_cells xlconcat_0] [get_bd_cells axi_iic_1] [get_bd_cells rst_ps7_0_100M] [get_bd_cells axi_iic_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
delete_bd_objs [get_bd_intf_ports iic_rtl_1] [get_bd_intf_ports iic_rtl_0]
delete_bd_objs [get_bd_ports gpo_1] [get_bd_ports gpo_0]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_FABRIC_INTERRUPT {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_USB_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/M_AXI_GP0_ACLK is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_CLK0 is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK0]
endgroup
regenerate_bd_layout
set_property name EMIO [get_bd_intf_ports GPIO_INTR]
validate_bd_design
generate_target all [get_files  D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\workdir\Git_repository_FPGA\ZYNQ\7020\Vivado\vivado_proj\vivado_proj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file d:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.938 ; gain = 247.199
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 -jobs 8
[Fri Jun 10 13:07:32 2022] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd] -directory D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.ip_user_files/sim_scripts -ip_user_files_dir D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.ip_user_files -ipstatic_source_dir D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.cache/compile_simlib/modelsim} {questa=D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.cache/compile_simlib/questa} {riviera=D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.cache/compile_simlib/riviera} {activehdl=D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 10 13:11:57 2022] Launched synth_1...
Run output will be captured here: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.runs/synth_1/runme.log
[Fri Jun 10 13:11:57 2022] Launched impl_1...
Run output will be captured here: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/system_wrapper.xsa
open_bd_design {D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 13:30:56 2022...
