#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 13 10:49:31 2020
# Process ID: 12256
# Log file: E:/UV/FPGA/VERIFY/vry_Verilog/vry_Verilog/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_Verilog/vry_Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_Verilog/vry_Verilog/vry_Verilog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 732.324 ; gain = 186.320
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 13 10:49:57 2020...
