INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_sync/vga_sync.sim/sim_1/impl/func/vga_sync_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_sync
