
# riscv-pipelined-core-5-stage-with-hazard-detection

A complete 5-stage pipelined RISC-V RV32I processor written in Verilog.  
Supports **data forwarding**, **hazard detection**, **stalls**, and **flushes** for correct execution of dependent and control-flow instructions.

---

## ðŸ§  Features

âœ… 5-stage pipeline: IF, ID, EX, MEM, WB  
âœ… Data forwarding (EX â†’ EX, MEM â†’ EX)  
âœ… Hazard detection unit (for LWâ†’use stalls, etc.)  
âœ… Branch resolution with pipeline flushing  
âœ… Jumps and conditional branches (JAL, JALR, BEQ, BNE, etc.)  
âœ… Load and store handling (LW, SW)  
âœ… Modular Verilog design  
âœ… Testbench with pass/fail reporting and register monitoring  

