=====
SETUP
31.361
13.112
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n164_s1
12.563
13.112
inst_ws2812/clk_count_26_s1
13.112
=====
SETUP
31.365
13.109
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n160_s1
12.560
13.109
inst_ws2812/clk_count_30_s1
13.109
=====
SETUP
31.367
13.106
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n167_s1
12.557
13.106
inst_ws2812/clk_count_23_s1
13.106
=====
SETUP
31.367
13.106
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n162_s1
12.557
13.106
inst_ws2812/clk_count_28_s1
13.106
=====
SETUP
31.372
13.101
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n184_s1
12.552
13.101
inst_ws2812/clk_count_6_s1
13.101
=====
SETUP
31.372
13.101
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n183_s1
12.552
13.101
inst_ws2812/clk_count_7_s1
13.101
=====
SETUP
31.372
13.101
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n168_s1
12.552
13.101
inst_ws2812/clk_count_22_s1
13.101
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n189_s1
12.419
12.989
inst_ws2812/clk_count_1_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n185_s1
12.419
12.989
inst_ws2812/clk_count_5_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n182_s1
12.419
12.989
inst_ws2812/clk_count_8_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n181_s1
12.419
12.989
inst_ws2812/clk_count_9_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n180_s1
12.419
12.989
inst_ws2812/clk_count_10_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n179_s1
12.419
12.989
inst_ws2812/clk_count_11_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n178_s1
12.419
12.989
inst_ws2812/clk_count_12_s1
12.989
=====
SETUP
31.484
12.989
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n172_s1
12.419
12.989
inst_ws2812/clk_count_18_s1
12.989
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n188_s1
12.413
12.983
inst_ws2812/clk_count_2_s1
12.983
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n187_s1
12.413
12.983
inst_ws2812/clk_count_3_s1
12.983
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n186_s1
12.413
12.983
inst_ws2812/clk_count_4_s1
12.983
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n174_s1
12.413
12.983
inst_ws2812/clk_count_16_s1
12.983
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n173_s1
12.413
12.983
inst_ws2812/clk_count_17_s1
12.983
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n166_s1
12.413
12.983
inst_ws2812/clk_count_24_s1
12.983
=====
SETUP
31.490
12.983
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n165_s1
12.413
12.983
inst_ws2812/clk_count_25_s1
12.983
=====
SETUP
31.496
12.978
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n748_s12
12.408
12.978
inst_ws2812/state_1_s1
12.978
=====
SETUP
31.496
12.978
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n171_s1
12.408
12.978
inst_ws2812/clk_count_19_s1
12.978
=====
SETUP
31.496
12.978
44.473
clk_ibuf
0.000
4.230
inst_ws2812/bit_send_8_s1
7.471
7.703
inst_ws2812/data_send_8_s5
8.604
9.159
inst_ws2812/n292_s4
9.568
10.030
inst_ws2812/clk_count_31_s3
10.033
10.588
inst_ws2812/n170_s1
12.408
12.978
inst_ws2812/clk_count_20_s1
12.978
=====
HOLD
0.316
5.644
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_4_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_1_s
5.644
=====
HOLD
0.318
5.645
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0
5.317
5.519
inst_FIFO_rx/mem_mem_1_0_s
5.645
=====
HOLD
0.319
5.646
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_0_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_0_s
5.646
=====
HOLD
0.319
5.647
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_7_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_1_s
5.647
=====
HOLD
0.319
5.647
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_6_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_1_s
5.647
=====
HOLD
0.319
5.647
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_0_s
5.647
=====
HOLD
0.319
5.647
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_2_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_0_s
5.647
=====
HOLD
0.319
5.647
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_1_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_0_s
5.647
=====
HOLD
0.322
5.649
5.327
clk_ibuf
0.000
3.126
inst_UART_rx/ShiftRegister_INST/ShiftReg_5_s0
5.317
5.518
inst_FIFO_rx/mem_mem_0_1_s
5.649
=====
HOLD
0.326
5.653
5.327
clk_ibuf
0.000
3.126
inst_FIFO_tx/wr_ptr_0_s0
5.317
5.518
inst_FIFO_tx/mem_mem_1_1_s
5.653
=====
HOLD
0.424
5.753
5.328
clk_ibuf
0.000
3.126
inst_SegDec/refresh_counter_2_s0
5.317
5.519
inst_SegDec/n28_s
5.521
5.753
inst_SegDec/refresh_counter_2_s0
5.753
=====
HOLD
0.424
5.753
5.328
clk_ibuf
0.000
3.126
inst_SegDec/refresh_counter_6_s0
5.317
5.519
inst_SegDec/n24_s
5.521
5.753
inst_SegDec/refresh_counter_6_s0
5.753
=====
HOLD
0.424
5.753
5.328
clk_ibuf
0.000
3.126
inst_SegDec/refresh_counter_8_s0
5.317
5.519
inst_SegDec/n22_s
5.521
5.753
inst_SegDec/refresh_counter_8_s0
5.753
=====
HOLD
0.424
5.753
5.328
clk_ibuf
0.000
3.126
inst_SegDec/refresh_counter_12_s0
5.317
5.519
inst_SegDec/n18_s
5.521
5.753
inst_SegDec/refresh_counter_12_s0
5.753
=====
HOLD
0.424
5.753
5.328
clk_ibuf
0.000
3.126
inst_SegDec/refresh_counter_14_s0
5.317
5.519
inst_SegDec/n16_s
5.521
5.753
inst_SegDec/refresh_counter_14_s0
5.753
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_keyPad/System_State_1_s0
5.317
5.519
inst_keyPad/n154_s6
5.522
5.754
inst_keyPad/System_State_1_s0
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_keyPad/scan_counter_3_s0
5.317
5.519
inst_keyPad/n146_s
5.522
5.754
inst_keyPad/scan_counter_3_s0
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_keyPad/scan_counter_7_s0
5.317
5.519
inst_keyPad/n142_s
5.522
5.754
inst_keyPad/scan_counter_7_s0
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_keyPad/scan_counter_9_s0
5.317
5.519
inst_keyPad/n140_s
5.522
5.754
inst_keyPad/scan_counter_9_s0
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_keyPad/scan_counter_13_s0
5.317
5.519
inst_keyPad/n136_s
5.522
5.754
inst_keyPad/scan_counter_13_s0
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_ws2812/ws2812_out_s4
5.317
5.519
inst_ws2812/n691_s10
5.522
5.754
inst_ws2812/ws2812_out_s4
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_ws2812/bit_send_8_s1
5.317
5.519
inst_ws2812/n509_s2
5.522
5.754
inst_ws2812/bit_send_8_s1
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_ws2812/clk_count_28_s1
5.317
5.519
inst_ws2812/n162_s1
5.522
5.754
inst_ws2812/clk_count_28_s1
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_ws2812/clk_count_31_s1
5.317
5.519
inst_ws2812/n159_s2
5.522
5.754
inst_ws2812/clk_count_31_s1
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
inst_ws2812/data_send_0_s0
5.317
5.519
inst_ws2812/n232_s2
5.522
5.754
inst_ws2812/data_send_0_s0
5.754
