Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx_Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6f977d0df37f4ce7ae52c5f76e66322c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture arch of entity xil_defaultlib.register_var [register_var_default]
Compiling architecture arch of entity xil_defaultlib.stage_fetch [stage_fetch_default]
Compiling architecture rtl of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture arch of entity xil_defaultlib.stage_decode [stage_decode_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.mux_4_1 [\mux_4_1(width_bits=32)\]
Compiling architecture rtl of entity xil_defaultlib.sign_extender [\sign_extender(extended_size_bit...]
Compiling architecture rtl of entity xil_defaultlib.sign_extender [\sign_extender(extended_size_bit...]
Compiling architecture rtl of entity xil_defaultlib.sign_extender [\sign_extender(extended_size_bit...]
Compiling architecture rtl of entity xil_defaultlib.address_generation_unit [address_generation_unit_default]
Compiling architecture arch of entity xil_defaultlib.stage_execute [stage_execute_default]
Compiling architecture arch of entity xil_defaultlib.stage_memory [stage_memory_default]
Compiling architecture arch of entity xil_defaultlib.register_var [\register_var(width_bits=64)\]
Compiling architecture arch of entity xil_defaultlib.register_var [\register_var(width_bits=141)\]
Compiling architecture arch of entity xil_defaultlib.register_var [\register_var(width_bits=38)\]
Compiling architecture rtl of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture rtl of entity xil_defaultlib.core [core_default]
Compiling architecture memory of entity xil_defaultlib.rom_memory [rom_memory_default]
Compiling architecture rtl of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_tb
Built simulation snapshot cpu_tb_behav
