--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46633024 paths analyzed, 852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.306ns.
--------------------------------------------------------------------------------
Slack:                  79.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.278ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     20.278ns (6.520ns logic, 13.758ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  79.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.223ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     20.223ns (6.520ns logic, 13.703ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  79.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.219ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     20.219ns (6.520ns logic, 13.699ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  79.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.203ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     20.203ns (6.501ns logic, 13.702ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  79.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.148ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     20.148ns (6.501ns logic, 13.647ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  79.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.144ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     20.144ns (6.501ns logic, 13.643ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  79.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.089ns (Levels of Logic = 10)
  Clock Path Skew:      0.008ns (0.659 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     20.089ns (6.782ns logic, 13.307ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  79.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.040ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.A6       net (fanout=5)        1.054   n0022[0]
    SLICE_X8Y46.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
    SLICE_X8Y44.BX       net (fanout=2)        0.819   M_state_q_FSM_FFd3-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     20.040ns (6.520ns logic, 13.520ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  79.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.034ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     20.034ns (6.782ns logic, 13.252ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  79.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.030ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     20.030ns (6.782ns logic, 13.248ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  79.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      20.014ns (Levels of Logic = 10)
  Clock Path Skew:      0.008ns (0.659 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     20.014ns (6.763ns logic, 13.251ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  79.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.984ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.332 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y47.D2       net (fanout=5)        1.426   n0022[0]
    SLICE_X6Y47.D        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X7Y47.BX       net (fanout=1)        0.381   M_state_q_FSM_FFd2-In
    SLICE_X7Y47.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.984ns (6.530ns logic, 13.454ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  79.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.965ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.A6       net (fanout=5)        1.054   n0022[0]
    SLICE_X8Y46.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
    SLICE_X8Y44.BX       net (fanout=2)        0.819   M_state_q_FSM_FFd3-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.965ns (6.501ns logic, 13.464ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  79.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.959ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.959ns (6.763ns logic, 13.196ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  79.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.969ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.747 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.D3       net (fanout=9)        1.275   M_reg_d_q[0]
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.969ns (6.687ns logic, 13.282ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  80.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.955ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.955ns (6.763ns logic, 13.192ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  80.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.914ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.716 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.D3       net (fanout=9)        1.275   M_reg_d_q[0]
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.914ns (6.687ns logic, 13.227ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  80.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.910ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.716 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.D3       net (fanout=9)        1.275   M_reg_d_q[0]
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.910ns (6.687ns logic, 13.223ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  80.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.945ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y52.B6      net (fanout=8)        0.827   N34
    SLICE_X12Y52.B       Tilo                  0.254   alu/N31
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=7)        1.177   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.945ns (6.520ns logic, 13.425ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  80.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.909ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.332 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y47.D2       net (fanout=5)        1.426   n0022[0]
    SLICE_X6Y47.D        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X7Y47.BX       net (fanout=1)        0.381   M_state_q_FSM_FFd2-In
    SLICE_X7Y47.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.909ns (6.511ns logic, 13.398ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  80.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.894ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.747 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.D3       net (fanout=9)        1.275   M_reg_d_q[0]
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.894ns (6.668ns logic, 13.226ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  80.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.890ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y52.B6      net (fanout=8)        0.827   N34
    SLICE_X12Y52.B       Tilo                  0.254   alu/N31
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=7)        1.177   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.890ns (6.520ns logic, 13.370ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  80.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.886ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y52.B6      net (fanout=8)        0.827   N34
    SLICE_X12Y52.B       Tilo                  0.254   alu/N31
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=7)        1.177   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.886ns (6.520ns logic, 13.366ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  80.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.839ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.716 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.D3       net (fanout=9)        1.275   M_reg_d_q[0]
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.BX       net (fanout=2)        0.622   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.839ns (6.668ns logic, 13.171ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  80.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.835ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.716 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.D3       net (fanout=9)        1.275   M_reg_d_q[0]
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X14Y48.B3      net (fanout=8)        0.849   N34
    SLICE_X14Y48.B       Tilo                  0.235   M_alu_a[0]
                                                       Mmux_M_alu_a11
    DSP48_X0Y13.B0       net (fanout=6)        1.432   M_alu_a[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.B2       net (fanout=5)        1.434   n0022[0]
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
    SLICE_X8Y45.AX       net (fanout=2)        0.618   M_state_q_FSM_FFd4-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.835ns (6.668ns logic, 13.167ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  80.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.851ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y46.A6       net (fanout=5)        1.054   n0022[0]
    SLICE_X8Y46.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
    SLICE_X8Y44.BX       net (fanout=2)        0.819   M_state_q_FSM_FFd3-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.851ns (6.782ns logic, 13.069ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  80.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.811ns (Levels of Logic = 10)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y37.D4       net (fanout=10)       1.022   M_state_q_FSM_FFd4_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.811ns (6.782ns logic, 13.029ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  80.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.795ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D1       net (fanout=9)        1.300   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.D        Tilo                  0.254   decoder/N161
                                                       decoder/Mmux__n00423_rs_lut<1>1_SW1
    SLICE_X11Y38.D3      net (fanout=5)        1.565   decoder/N161
    SLICE_X11Y38.D       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_AS11
    SLICE_X11Y38.B2      net (fanout=5)        0.556   decoder/Mmux__n00423_rs_AS
    SLICE_X11Y38.B       Tilo                  0.259   M_player_pos_a_q_1_2
                                                       decoder/Mmux__n00423_rs_cy<2>12
    SLICE_X14Y47.B6      net (fanout=11)       1.576   decoder/Mmux__n00423_rs_cy[2]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y47.D2       net (fanout=5)        1.426   n0022[0]
    SLICE_X6Y47.D        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X7Y47.BX       net (fanout=1)        0.381   M_state_q_FSM_FFd2-In
    SLICE_X7Y47.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.795ns (6.792ns logic, 13.003ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  80.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.802ns (Levels of Logic = 9)
  Clock Path Skew:      0.008ns (0.659 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X12Y39.C4      net (fanout=10)       1.218   M_state_q_FSM_FFd3_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y45.B1      net (fanout=8)        0.927   N34
    SLICE_X12Y45.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=7)        1.410   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.802ns (6.520ns logic, 13.282ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  80.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.786ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C2      net (fanout=10)       1.694   M_state_q_FSM_FFd4_2
    SLICE_X12Y39.C       Tilo                  0.255   M_player_pos_b_q[4]
                                                       decoder/Mmux__n00423_rs_lut<4>1_SW2
    SLICE_X8Y29.C1       net (fanout=1)        1.657   decoder/N180
    SLICE_X8Y29.C        Tilo                  0.255   M_reg_d_q[2]
                                                       decoder/Mmux__n00423_rs_lut<4>1
    SLICE_X14Y47.B4      net (fanout=3)        2.097   decoder/Mmux__n00423_rs_lut[4]
    SLICE_X14Y47.B       Tilo                  0.235   temp_pos[4]
                                                       decoder/Mmux__n00423_rs_xor<4>11
    SLICE_X12Y40.B1      net (fanout=16)       1.495   temp_pos[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       decoder/Maddsub_n0039_Madd_cy<3>11
    SLICE_X12Y40.C1      net (fanout=1)        1.415   decoder/Maddsub_n0039_Madd_cy[3]
    SLICE_X12Y40.C       Tilo                  0.255   M_player_pos_b_q[3]
                                                       decoder/Sh1771
    SLICE_X12Y46.A5      net (fanout=1)        0.952   decoder/Sh1771
    SLICE_X12Y46.A       Tilo                  0.254   M_alu_a[1]
                                                       decoder/Sh1777_SW0
    SLICE_X12Y47.D3      net (fanout=8)        0.567   N34
    SLICE_X12Y47.D       Tilo                  0.254   M_alu_a[4]
                                                       Mmux_M_alu_a111
    DSP48_X0Y13.B4       net (fanout=8)        1.278   M_alu_a[4]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y49.A5       net (fanout=5)        1.084   n0022[0]
    SLICE_X8Y49.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu311
    SLICE_X12Y51.AX      net (fanout=1)        1.027   M_alu_alu[0]
    SLICE_X12Y51.CLK     Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.786ns (6.520ns logic, 13.266ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.306|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46633024 paths, 0 nets, and 1852 connections

Design statistics:
   Minimum period:  20.306ns{1}   (Maximum frequency:  49.247MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 21:21:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



