
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001096                       # Number of seconds simulated
sim_ticks                                  1096172904                       # Number of ticks simulated
final_tick                               398679896049                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205142                       # Simulator instruction rate (inst/s)
host_op_rate                                   260593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37401                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338196                       # Number of bytes of host memory used
host_seconds                                 29308.80                       # Real time elapsed on the host
sim_insts                                  6012464709                       # Number of instructions simulated
sim_ops                                    7637657069                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        64384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        62080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        38272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        13696                       # Number of bytes read from this memory
system.physmem.bytes_read::total               246656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       134656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            134656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           74                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          107                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1927                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1052                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1052                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1518009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58735260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1518009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56633401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2452168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8640973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1634779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14245928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3386327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13078229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2452168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8407433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1751548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     34914200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3152787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12494379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               225015597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1518009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1518009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2452168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1634779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3386327                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2452168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1751548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3152787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17865795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         122841934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              122841934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         122841934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1518009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58735260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1518009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56633401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2452168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8640973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1634779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14245928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3386327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13078229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2452168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8407433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1751548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     34914200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3152787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12494379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              347857531                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206003                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168021                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21743                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83190                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78471                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20631                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2000110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1218560                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206003                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99102                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67655                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         66034                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124843                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2361427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.993444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2111278     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13116      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21073      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31761      1.34%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13165      0.56%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15486      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16113      0.68%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11455      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          127980      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2361427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078366                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1974998                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        91780                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248509                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1333                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44806                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33435                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1477740                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44806                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1979939                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          40082                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36634                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245041                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14913                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1475211                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          844                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2555                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          964                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2018512                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6876220                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6876220                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          349514                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44058                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4139                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15964                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1470589                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1374354                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2078                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       222499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       512734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2361427                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582001                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1776860     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236773     10.03%     85.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130648      5.53%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86249      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78884      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24253      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17606      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6131      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4023      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2361427                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            401     11.86%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1382     40.88%     52.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1598     47.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1131583     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25288      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136127      9.90%     94.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81203      5.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1374354                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522824                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3381                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5115593                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1693482                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1349169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1377735                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6441                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30825                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5556                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1127                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44806                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29447                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1662                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1470916                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148928                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82861                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          175                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25305                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354230                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128770                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20123                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209809                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183684                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81039                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515168                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349277                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1349169                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798157                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2024317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513243                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394285                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       252822                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22146                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2316621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1822845     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235055     10.15%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97440      4.21%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50189      2.17%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37161      1.60%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21318      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13097      0.57%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11116      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28400      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2316621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28400                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3760373                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2989131                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 267286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.628708                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.628708                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380415                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380415                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6146030                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1843754                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1400166                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          206831                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       168742                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21747                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        83691                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78860                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20619                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          955                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2003983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1223595                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             206831                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        99479                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               251090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          67812                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         63208                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           125035                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2363560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.996343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2112470     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           13181      0.56%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21137      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31838      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13136      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           15501      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           16331      0.69%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11478      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          128488      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2363560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078681                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465473                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1979531                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        88321                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           249396                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1361                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44950                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33519                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1483417                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44950                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1984569                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          37465                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        35515                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245852                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15197                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1480528                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          776                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2511                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         7878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1081                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2026463                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6900868                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6900868                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1675181                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          351274                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          326                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            44902                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       149319                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        82884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4109                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15969                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1475644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1379512                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2029                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       223173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       511095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2363560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.583659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1776936     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       237376     10.04%     85.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       131359      5.56%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        86498      3.66%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        79117      3.35%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        24337      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17790      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6145      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4002      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2363560                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            397     11.74%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1393     41.18%     52.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1593     47.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1136330     82.37%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        25405      1.84%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       136307      9.88%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        81317      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1379512                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524786                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3383                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002452                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5127996                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1699211                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1354414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1382895                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6488                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        30813                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5347                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1100                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44950                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26979                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1610                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1475969                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       149319                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        82884                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25323                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1359427                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       129127                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20085                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              210285                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          184487                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             81158                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.517145                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1354506                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1354414                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           801440                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2033160                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.515238                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394184                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1003574                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1223742                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       253374                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22156                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2318610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1823014     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       235870     10.17%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        97920      4.22%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        50283      2.17%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        37359      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21385      0.92%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13162      0.57%     98.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        11086      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28531      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2318610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1003574                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1223742                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                196043                       # Number of memory references committed
system.switch_cpus1.commit.loads               118506                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            169994                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1106303                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23853                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28531                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3767195                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2999192                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 265153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1003574                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1223742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1003574                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.619351                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.619351                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.381774                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.381774                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6169725                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1851237                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1405599                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          239853                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       199655                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        23263                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        91813                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           85246                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           25482                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2076570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1315327                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             239853                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       110728                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               273204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          65562                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         57105                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           130321                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2448955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.660553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.040559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2175751     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           16607      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20737      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33303      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13665      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           18082      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           21009      0.86%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9857      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          139944      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2448955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091244                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.500369                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2064501                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        70597                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           271849                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          143                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41861                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        36387                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1606722                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41861                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2067085                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           5628                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        58791                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           269387                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6199                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1595720                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           774                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2229843                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7416027                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7416027                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1836322                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          393486                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            23012                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       150713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        77304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          918                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17343                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1556145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1484124                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1859                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       206498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       431631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2448955                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606023                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328441                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1821743     74.39%     74.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       284782     11.63%     86.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117487      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        65491      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        88952      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27678      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        27232      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        14415      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1175      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2448955                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10357     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1426     10.88%     89.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1329     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1250084     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20140      1.36%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       136770      9.22%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        76949      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1484124                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.564582                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              13112                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008835                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5432172                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1763048                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1442977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1497236                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1056                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31379                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1547                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41861                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4230                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          519                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1556529                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       150713                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        77304                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26462                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1456688                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       133914                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        27434                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              210837                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          205512                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             76923                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.554145                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1443021                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1442977                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           864444                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2321680                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548929                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372336                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1068286                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1316258                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       240260                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23256                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2407094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.546825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1849475     76.83%     76.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       283067     11.76%     88.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       102324      4.25%     92.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51105      2.12%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        46641      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19737      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19385      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9211      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26149      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2407094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1068286                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1316258                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                195090                       # Number of memory references committed
system.switch_cpus2.commit.loads               119334                       # Number of loads committed
system.switch_cpus2.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            190834                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1184976                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27163                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26149                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3937450                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3154924                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1068286                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1316258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1068286                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.460683                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.460683                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406391                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406391                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6551550                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2018674                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1484566                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          215168                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       176307                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22830                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        87076                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81982                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21656                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2057235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1228947                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             215168                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103638                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               269018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65801                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55100                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128303                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2423972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2154954     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           28742      1.19%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           33317      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           18238      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20637      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11880      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8031      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20998      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127175      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2423972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081853                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467509                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2040220                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72699                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           266538                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2253                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42258                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34910                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          361                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1500006                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2000                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42258                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2043985                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15927                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47147                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           265074                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9577                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1498115                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2040                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2084155                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6973628                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6973628                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1745413                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338708                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          210                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27706                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       143460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        76850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1796                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16329                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1494360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1401534                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1941                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       206904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       484790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2423972                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578197                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270160                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1835060     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       235995      9.74%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       127427      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        87869      3.63%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77353      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        39540      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9789      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6280      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4659      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2423972                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            356     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1448     45.82%     57.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1356     42.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1174295     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21863      1.56%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       128976      9.20%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        76230      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1401534                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533164                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3160                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002255                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5232138                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1701674                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1376329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1404694                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3457                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27958                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2134                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42258                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11636                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1199                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1494744                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       143460                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        76850                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          209                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12400                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25793                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1379236                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120811                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22295                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              197009                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          192093                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             76198                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524681                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1376410                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1376329                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           818852                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2147920                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523575                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381230                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1024590                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1257099                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       237643                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22800                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2381714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1868320     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       238307     10.01%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        99808      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        59561      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        41267      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26850      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14261      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        11111      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22229      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2381714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1024590                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1257099                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                190211                       # Number of memory references committed
system.switch_cpus3.commit.loads               115499                       # Number of loads committed
system.switch_cpus3.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            179888                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1133376                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25591                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22229                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3854227                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3031767                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 204741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1024590                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1257099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1024590                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.565624                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.565624                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.389769                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.389769                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6219602                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1913091                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1397172                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          217323                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       177715                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22956                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        88752                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83276                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21960                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1053                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2083117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1214801                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             217323                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105236                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               252207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63534                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         46359                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           129046                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2421998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.963272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2169791     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11791      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18298      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24453      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25914      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21915      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11678      0.48%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18375      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          119783      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2421998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082673                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462128                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2061894                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        68046                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           251579                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          395                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40079                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35677                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1488706                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40079                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2068014                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15339                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        39433                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           245892                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13236                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1487219                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1744                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5820                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2076595                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6914047                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6914047                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1768887                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          307704                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            41915                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140125                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          880                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        30500                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1484143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1399473                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          323                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       181762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       442627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2421998                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577818                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.263444                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1820571     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       254480     10.51%     85.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       127275      5.25%     90.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        89617      3.70%     94.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        70888      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        29177      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        19101      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9563      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1326      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2421998                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            328     13.08%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           906     36.14%     49.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1273     50.78%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1177578     84.14%     84.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20772      1.48%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126789      9.06%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74160      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1399473                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532380                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2507                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5223774                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1666282                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1375885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1401980                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2831                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25162                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1449                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40079                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12245                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1382                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1484509                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140125                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74538                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12483                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26008                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1378150                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       119158                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        21323                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              193293                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          195768                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74135                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524268                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1375962                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1375885                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           791342                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2131264                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523406                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371302                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1031081                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1268694                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       215816                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23019                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2381919                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532635                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.366471                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1852964     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       266640     11.19%     88.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96537      4.05%     93.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        45845      1.92%     94.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44356      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22873      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        16519      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8938      0.38%     98.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27247      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2381919                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1031081                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1268694                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                188052                       # Number of memory references committed
system.switch_cpus4.commit.loads               114963                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            182999                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1143016                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26109                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27247                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3839169                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3009107                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 206715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1031081                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1268694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1031081                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.549473                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.549473                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392238                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392238                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6199653                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1918727                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1379304                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          240011                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       199773                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        23210                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        92099                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           85396                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           25463                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1058                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2077911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1315928                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             240011                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       110859                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               273356                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          65390                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         56316                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           130350                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2449541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.660636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.040536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2176185     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           16604      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20807      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           33289      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13706      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           18098      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           21059      0.86%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9841      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          139952      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2449541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091304                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.500598                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2065855                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        69777                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           272021                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          143                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41741                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        36415                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1607481                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41741                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2068412                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5532                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        58059                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           269591                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6202                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1596714                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           769                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2231172                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7420510                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7420510                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1838599                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          392547                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22998                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       150701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        77413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          927                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17333                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1557066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1485298                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       205742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       429835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2449541                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606358                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328549                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1821639     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       285205     11.64%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117640      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        65528      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        89026      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        27684      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        27210      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        14427      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1182      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2449541                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          10361     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1427     10.88%     89.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1333     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1251075     84.23%     84.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20149      1.36%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          182      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       136831      9.21%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        77061      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1485298                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.565029                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              13121                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008834                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5435104                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1763212                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1444256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1498419                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1075                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31189                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1526                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41741                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4178                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          521                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1557450                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       150701                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        77413                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        26430                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1457893                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       134031                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        27404                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              211058                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          205739                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             77027                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.554603                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1444302                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1444256                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           865290                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2323665                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.549416                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372382                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1069659                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1317992                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       239458                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23201                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2407800                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.547384                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.367029                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1849371     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       283494     11.77%     88.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       102451      4.25%     92.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        51307      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        46630      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19737      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19405      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9200      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        26205      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2407800                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1069659                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1317992                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                195399                       # Number of memory references committed
system.switch_cpus5.commit.loads               119512                       # Number of loads committed
system.switch_cpus5.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            191095                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1186541                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        27202                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        26205                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3939032                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3156658                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 179172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1069659                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1317992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1069659                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.457524                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.457524                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406914                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406914                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6557117                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2020240                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1485432                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          205293                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       184795                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12533                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        78753                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           71491                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11211                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          574                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2159908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1289735                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             205293                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        82702                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               254235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39499                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         49595                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125658                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2490423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.940866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2236188     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8980      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18632      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7476      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           41496      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           37330      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7044      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           15262      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118015      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2490423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078096                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490634                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2147416                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        62493                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           253180                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          854                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26477                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        18222                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1511424                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26477                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2150225                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          42406                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        12504                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251323                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7485                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1509641                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2807                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2865                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           89                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1779957                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7105996                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7105996                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1546244                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          233675                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          182                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20546                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       353240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       177627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1641                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8527                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1504933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1437565                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1079                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       134537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       326051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2490423                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577237                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.374512                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1979477     79.48%     79.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       153091      6.15%     85.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       125648      5.05%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        54259      2.18%     92.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68848      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        66390      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37735      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3151      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1824      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2490423                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3639     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         28076     86.24%     97.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          841      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       905503     62.99%     62.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12531      0.87%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       342473     23.82%     87.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       176972     12.31%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1437565                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.546870                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32556                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022647                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5399182                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1639699                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1423274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1470121                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2584                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        16954                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1703                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26477                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          38599                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1932                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1505115                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       353240                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       177627                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14448                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1426084                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       341203                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11475                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              518131                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          186590                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            176928                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.542503                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1423404                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1423274                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           770718                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1523047                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.541434                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506037                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1147196                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1348262                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       156998                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12571                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2463946                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.547196                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.369666                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1974509     80.14%     80.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       178929      7.26%     87.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        83807      3.40%     90.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        82759      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        22360      0.91%     95.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        96175      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7427      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5275      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12705      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2463946                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1147196                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1348262                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                512206                       # Number of memory references committed
system.switch_cpus6.commit.loads               336282                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177987                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1199043                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13091                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12705                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3956501                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3037032                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 138290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1147196                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1348262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1147196                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.291424                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.291424                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.436410                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.436410                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7042426                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1658258                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1792147                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2628713                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          217208                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       177682                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23062                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        87973                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           82994                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21838                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1042                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2082699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1214674                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             217208                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       104832                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               251957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63881                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46733                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           129082                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2421944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.963503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2169987     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11626      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18110      0.75%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24452      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25940      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21913      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11692      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18517      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119707      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2421944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082629                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462079                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2061273                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68655                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           251270                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          425                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40316                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35587                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1488528                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40316                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2067440                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15618                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        39488                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245554                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13523                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1487042                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1820                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5915                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2075879                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6912662                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6912662                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1767262                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          308598                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            42599                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          909                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        30444                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1484051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1399003                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          277                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       182368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       443281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2421944                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577636                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.263451                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1820901     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       254214     10.50%     85.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       127156      5.25%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89593      3.70%     94.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70887      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        29243      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        19008      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9649      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1293      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2421944                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            330     12.96%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           951     37.34%     50.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1266     49.71%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1177416     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20741      1.48%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126545      9.05%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74127      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1399003                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532201                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2547                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001821                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5222774                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1666796                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1375913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1401550                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2941                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25214                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1418                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40316                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12531                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1328                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1484417                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140089                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74459                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26130                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1378125                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       119134                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20878                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              193235                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          195545                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74101                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524258                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1375987                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1375913                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           790961                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2131643                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523417                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371057                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1030156                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1267574                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       216845                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23122                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2381628                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532230                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366010                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1853352     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       266031     11.17%     88.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96516      4.05%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        45857      1.93%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44382      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22821      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16565      0.70%     98.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8915      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27189      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2381628                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1030156                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1267574                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                187916                       # Number of memory references committed
system.switch_cpus7.commit.loads               114875                       # Number of loads committed
system.switch_cpus7.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            182820                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1142032                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26091                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27189                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3838845                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3009171                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 206769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1030156                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1267574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1030156                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.551762                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.551762                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391886                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391886                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6199396                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1918347                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1379208                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           352                       # number of misc regfile writes
system.l2.replacements                           1935                       # number of replacements
system.l2.tagsinuse                      32749.926545                       # Cycle average of tags in use
system.l2.total_refs                          1777739                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34682                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.258261                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1992.127721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.746375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    223.783858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.746603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    214.228833                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.828486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     30.859164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.840896                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     65.438574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.224817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     63.707457                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     11.830792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     30.562316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.452171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    146.413442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     22.859011                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     58.952256                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4987.068050                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5005.060035                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2405.780020                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3801.645319                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3053.023115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2370.015456                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5126.682422                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3049.049355                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.060795                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006829                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006538                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001944                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.000933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000441                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.004468                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001799                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.152193                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.152742                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.073419                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.116017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.093171                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.072327                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.156454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.093050                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999448                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          598                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          601                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          394                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          343                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          345                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3354                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1923                       # number of Writeback hits
system.l2.Writeback_hits::total                  1923                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          598                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          394                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          346                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          348                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3366                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          598                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          601                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          272                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          394                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          346                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          526                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          348                       # number of overall hits
system.l2.overall_hits::total                    3366                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          446                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           72                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          107                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1809                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 118                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           74                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           72                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          107                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1927                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          503                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          485                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           74                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          112                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           72                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          299                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          107                       # number of overall misses
system.l2.overall_misses::total                  1927                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2126139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     67443483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2102235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     63858154                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3150714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     11258926                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2151273                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18136906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4361841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     16875972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3056472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     10779370                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2309958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     45987279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4232012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     16075149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       273905883                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      8721770                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      9117407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17839177                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2126139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     76165253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2102235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     72975561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3150714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     11258926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2151273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18136906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4361841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     16875972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3056472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     10779370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2309958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     45987279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4232012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     16075149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        291745060                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2126139                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     76165253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2102235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     72975561                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3150714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     11258926                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2151273                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18136906                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4361841                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     16875972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3056472                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     10779370                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2309958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     45987279                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4232012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     16075149                       # number of overall miss cycles
system.l2.overall_miss_latency::total       291745060                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5163                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1923                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1923                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1101                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5293                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1101                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5293                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.427203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.413659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.215743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.246154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.209913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.362424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.236726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.350378                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907692                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.456857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.446593                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.213873                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.236434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.244541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.208092                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.362424                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.235165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364066                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.456857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.446593                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.213873                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.236434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.244541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.208092                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.362424                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.235165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364066                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 163549.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151218.571749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 161710.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150608.853774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       150034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152147.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153662.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148663.163934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150408.310345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150678.321429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 145546.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149713.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153997.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 153803.608696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156741.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150235.037383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151412.870647                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 153013.508772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 149465.688525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151179.466102                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 163549.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151421.974155                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 161710.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150465.074227                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       150034                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152147.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153662.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148663.163934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150408.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150678.321429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 145546.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149713.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153997.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 153803.608696                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156741.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150235.037383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151398.578101                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 163549.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151421.974155                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 161710.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150465.074227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       150034                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152147.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153662.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148663.163934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150408.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150678.321429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 145546.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149713.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153997.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 153803.608696                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156741.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150235.037383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151398.578101                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1052                       # number of writebacks
system.l2.writebacks::total                      1052                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           72                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          107                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1809                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            118                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1927                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1369572                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     41467064                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1344375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     39160322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1929615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      6951199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1336567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     11027508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2673812                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10353464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1830097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      6589144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1436912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     28571473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2662511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      9841466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    168545101                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5403980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      5560261                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10964241                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1369572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     46871044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1344375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     44720583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1929615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      6951199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1336567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     11027508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2673812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10353464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1830097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      6589144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1436912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     28571473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2662511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      9841466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    179509342                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1369572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     46871044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1344375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     44720583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1929615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      6951199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1336567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     11027508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2673812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10353464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1830097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      6589144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1436912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     28571473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2662511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      9841466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    179509342                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.427203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.413659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.215743                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.246154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.209913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.362424                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.236726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.350378                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907692                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.456857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.446593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.213873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.236434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.244541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.208092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.362424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.235165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.456857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.446593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.213873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.236434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.244541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.208092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.362424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.235165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364066                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105351.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92975.479821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103413.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92359.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91886.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93935.121622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95469.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90389.409836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92200.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92441.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 87147.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91515.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95794.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95556.765886                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98611.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91976.317757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93170.315644                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 94806.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 91151.819672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92917.296610                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 105351.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93182.990060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 103413.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92207.387629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91886.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93935.121622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95469.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90389.409836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92200.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92441.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 87147.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91515.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95794.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 95556.765886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98611.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91976.317757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93154.822003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 105351.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93182.990060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 103413.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92207.387629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91886.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93935.121622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95469.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90389.409836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92200.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92441.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 87147.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91515.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95794.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 95556.765886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98611.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91976.317757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93154.822003                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745684                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132755                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.356574                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745684                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020426                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804080                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124825                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124825                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124825                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124825                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124825                       # number of overall hits
system.cpu0.icache.overall_hits::total         124825                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2757262                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2757262                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2757262                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2757262                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2757262                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2757262                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124843                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124843                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124843                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124843                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124843                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124843                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153181.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153181.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153181.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153181.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153181.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153181.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2240348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2240348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2240348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2240348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2240348                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2240348                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172334.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172334.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172334.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172334.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172334.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172334.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1101                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125035982                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1357                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92141.475313                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.582704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.417296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.744464                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.255536                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94564                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76478                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76478                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171042                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171042                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171042                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171042                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2477                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2477                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          419                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          419                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2896                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2896                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2896                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2896                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    312588612                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    312588612                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     75749334                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     75749334                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    388337946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    388337946                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    388337946                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    388337946                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173938                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025525                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016650                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016650                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016650                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016650                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126196.452160                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126196.452160                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data       180786                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total       180786                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134094.594613                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134094.594613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134094.594613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134094.594613                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          552                       # number of writebacks
system.cpu0.dcache.writebacks::total              552                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1433                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1433                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          362                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          362                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1795                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1795                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1795                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1795                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1101                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1101                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    112350714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    112350714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9226175                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9226175                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    121576889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    121576889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    121576889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    121576889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010758                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010758                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006330                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006330                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006330                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006330                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107615.626437                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107615.626437                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 161862.719298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 161862.719298                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110424.059037                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110424.059037                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110424.059037                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110424.059037                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.745911                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750132948                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1494288.741036                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.745911                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020426                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804080                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       125018                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         125018                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       125018                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          125018                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       125018                       # number of overall hits
system.cpu1.icache.overall_hits::total         125018                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2703771                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2703771                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2703771                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2703771                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2703771                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2703771                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       125035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       125035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       125035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       125035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       125035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       125035                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159045.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159045.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159045.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159045.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159045.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159045.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2214860                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2214860                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2214860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2214860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2214860                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2214860                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 170373.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 170373.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 170373.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 170373.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 170373.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 170373.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1086                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125036486                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1342                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              93171.748137                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   190.095053                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    65.904947                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.742559                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.257441                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        94876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          94876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        76670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         76670                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          156                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       171546                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          171546                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       171546                       # number of overall hits
system.cpu1.dcache.overall_hits::total         171546                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2392                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          459                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          459                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2851                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2851                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2851                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2851                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    297081348                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    297081348                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     80296472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     80296472                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    377377820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    377377820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    377377820                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    377377820                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        77129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        77129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       174397                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       174397                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       174397                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       174397                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024592                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005951                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005951                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016348                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016348                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016348                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016348                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124197.887960                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124197.887960                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 174937.847495                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174937.847495                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132366.825675                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132366.825675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132366.825675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132366.825675                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu1.dcache.writebacks::total              550                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1367                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1367                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          398                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          398                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1765                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1765                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1025                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1086                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1086                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    108465952                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    108465952                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9689417                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9689417                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    118155369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    118155369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    118155369                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    118155369                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000791                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000791                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006227                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006227                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006227                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006227                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105820.440976                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105820.440976                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 158842.901639                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 158842.901639                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 108798.682320                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108798.682320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 108798.682320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108798.682320                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.211159                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749856767                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568738.006276                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.211159                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019569                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748736                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       130292                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         130292                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       130292                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          130292                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       130292                       # number of overall hits
system.cpu2.icache.overall_hits::total         130292                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.cpu2.icache.overall_misses::total           29                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4411029                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4411029                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4411029                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4411029                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4411029                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4411029                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       130321                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       130321                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       130321                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       130321                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       130321                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       130321                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152104.448276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152104.448276                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152104.448276                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152104.448276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152104.448276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152104.448276                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3662391                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3662391                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3662391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3662391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3662391                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3662391                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159234.391304                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159234.391304                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159234.391304                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159234.391304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159234.391304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159234.391304                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108861634                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              180833.279070                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   116.775707                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   139.224293                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.456155                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.543845                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       102928                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         102928                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        75370                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         75370                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          190                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       178298                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          178298                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       178298                       # number of overall hits
system.cpu2.dcache.overall_hits::total         178298                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          877                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          889                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           889                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          889                       # number of overall misses
system.cpu2.dcache.overall_misses::total          889                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     84548204                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     84548204                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1319655                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1319655                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     85867859                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     85867859                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     85867859                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     85867859                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       103805                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       103805                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       179187                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       179187                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       179187                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       179187                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008449                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008449                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004961                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004961                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96406.161916                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96406.161916                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 109971.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109971.250000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96589.267717                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96589.267717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96589.267717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96589.267717                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu2.dcache.writebacks::total               88                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          534                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          543                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          543                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     30096898                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     30096898                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       252699                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       252699                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     30349597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     30349597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     30349597                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     30349597                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003304                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003304                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001931                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87746.058309                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87746.058309                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        84233                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        84233                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87715.598266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87715.598266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87715.598266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87715.598266                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.840141                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746972895                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1505993.739919                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.840141                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022180                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794616                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128283                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128283                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128283                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128283                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128283                       # number of overall hits
system.cpu3.icache.overall_hits::total         128283                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3182429                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3182429                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3182429                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3182429                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3182429                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3182429                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128303                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128303                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128303                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128303                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128303                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128303                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 159121.450000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 159121.450000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 159121.450000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 159121.450000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 159121.450000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 159121.450000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2280552                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2280552                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2280552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2280552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2280552                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2280552                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162896.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162896.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162896.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162896.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162896.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162896.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   516                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117716013                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              152481.882124                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   167.403563                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    88.596437                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.653920                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.346080                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88495                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88495                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        74301                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74301                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       162796                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          162796                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       162796                       # number of overall hits
system.cpu3.dcache.overall_hits::total         162796                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           51                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1835                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    198967302                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    198967302                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5311394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5311394                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    204278696                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    204278696                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    204278696                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    204278696                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90279                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90279                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        74352                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        74352                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       164631                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       164631                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       164631                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       164631                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019761                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019761                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000686                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000686                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011146                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011146                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011146                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011146                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111528.756726                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111528.756726                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 104144.980392                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104144.980392                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111323.540054                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111323.540054                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111323.540054                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111323.540054                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu3.dcache.writebacks::total              212                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          516                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45298705                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45298705                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     45298705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     45298705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     45298705                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     45298705                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005716                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005716                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003134                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003134                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003134                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003134                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87788.187984                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87788.187984                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87788.187984                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87788.187984                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87788.187984                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87788.187984                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               500.631012                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746408682                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1475115.972332                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.631012                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041075                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.802293                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129006                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129006                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129006                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129006                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129006                       # number of overall hits
system.cpu4.icache.overall_hits::total         129006                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6234227                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6234227                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6234227                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6234227                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6234227                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6234227                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129046                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129046                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129046                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129046                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129046                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129046                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000310                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000310                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 155855.675000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 155855.675000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 155855.675000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 155855.675000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 155855.675000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 155855.675000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4951489                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4951489                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4951489                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4951489                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4951489                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4951489                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159725.451613                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159725.451613                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159725.451613                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159725.451613                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159725.451613                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159725.451613                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   458                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               112761875                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              157929.796919                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.934188                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.065812                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.620837                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.379163                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        87233                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          87233                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72728                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72728                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       159961                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          159961                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       159961                       # number of overall hits
system.cpu4.dcache.overall_hits::total         159961                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1440                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1440                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1456                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1456                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1456                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1456                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    157912606                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    157912606                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1352372                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1352372                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    159264978                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    159264978                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    159264978                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    159264978                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        88673                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        88673                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72744                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72744                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161417                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161417                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161417                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161417                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016239                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016239                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000220                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009020                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009020                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009020                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009020                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109661.531944                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109661.531944                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84523.250000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84523.250000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109385.287088                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109385.287088                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109385.287088                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109385.287088                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu4.dcache.writebacks::total               98                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          985                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          985                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          998                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          998                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          998                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          998                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          455                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          458                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          458                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     40807984                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     40807984                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       206544                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       206544                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     41014528                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     41014528                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     41014528                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     41014528                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005131                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005131                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002837                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002837                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002837                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002837                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89687.876923                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89687.876923                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        68848                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        68848                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89551.371179                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89551.371179                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89551.371179                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89551.371179                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               467.213783                       # Cycle average of tags in use
system.cpu5.icache.total_refs               749856796                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1568738.066946                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.213783                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019573                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.748740                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       130321                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         130321                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       130321                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          130321                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       130321                       # number of overall hits
system.cpu5.icache.overall_hits::total         130321                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           29                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           29                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           29                       # number of overall misses
system.cpu5.icache.overall_misses::total           29                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4313866                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4313866                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4313866                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4313866                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4313866                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4313866                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       130350                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       130350                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       130350                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       130350                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       130350                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       130350                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000222                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000222                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000222                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000222                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000222                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000222                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst       148754                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total       148754                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst       148754                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total       148754                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst       148754                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total       148754                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           23                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           23                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           23                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3474453                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3474453                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3474453                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3474453                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3474453                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3474453                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 151063.173913                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 151063.173913                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 151063.173913                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 151063.173913                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 151063.173913                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 151063.173913                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   346                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108861823                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              180833.593023                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   116.799680                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   139.200320                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.456249                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.543751                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       102992                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         102992                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        75495                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         75495                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          190                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          184                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       178487                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          178487                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       178487                       # number of overall hits
system.cpu5.dcache.overall_hits::total         178487                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          876                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          876                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          888                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           888                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          888                       # number of overall misses
system.cpu5.dcache.overall_misses::total          888                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     83232701                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     83232701                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1078691                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1078691                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     84311392                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     84311392                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     84311392                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     84311392                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       103868                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       103868                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        75507                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        75507                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       179375                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       179375                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       179375                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       179375                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008434                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008434                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000159                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.004951                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004951                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.004951                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.004951                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 95014.498858                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 95014.498858                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 89890.916667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 89890.916667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 94945.261261                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 94945.261261                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 94945.261261                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 94945.261261                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu5.dcache.writebacks::total               85                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          533                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          533                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          542                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          542                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          542                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          542                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          343                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          346                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     29555816                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     29555816                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208490                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208490                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     29764306                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     29764306                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     29764306                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     29764306                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003302                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003302                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001929                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001929                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001929                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001929                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86168.559767                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86168.559767                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69496.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69496.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86024.005780                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86024.005780                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86024.005780                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86024.005780                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.451365                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765406538                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1371696.304659                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.451365                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023159                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893352                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125640                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125640                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125640                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125640                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125640                       # number of overall hits
system.cpu6.icache.overall_hits::total         125640                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2830472                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2830472                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2830472                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2830472                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2830472                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2830472                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125658                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125658                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125658                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125658                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125658                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125658                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157248.444444                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157248.444444                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157248.444444                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157248.444444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157248.444444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157248.444444                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2447964                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2447964                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2447964                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2447964                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2447964                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2447964                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 163197.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 163197.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 163197.600000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 163197.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 163197.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 163197.600000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   825                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287890424                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1081                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              266318.616096                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   101.502738                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   154.497262                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.396495                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.603505                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       321962                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         321962                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       175751                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        175751                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           88                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       497713                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          497713                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       497713                       # number of overall hits
system.cpu6.dcache.overall_hits::total         497713                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2965                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2965                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2965                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2965                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2965                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2965                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    333931845                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    333931845                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    333931845                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    333931845                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    333931845                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    333931845                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       324927                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       324927                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       175751                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       175751                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       500678                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       500678                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       500678                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       500678                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009125                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009125                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005922                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005922                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005922                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005922                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112624.568297                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112624.568297                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112624.568297                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112624.568297                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112624.568297                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112624.568297                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu6.dcache.writebacks::total              241                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2140                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2140                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2140                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2140                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2140                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2140                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          825                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          825                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          825                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          825                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          825                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          825                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     85079997                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     85079997                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     85079997                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     85079997                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     85079997                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     85079997                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001648                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001648                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103127.269091                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 103127.269091                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 103127.269091                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 103127.269091                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 103127.269091                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 103127.269091                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               498.562013                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746408721                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1483913.958250                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.562013                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.037760                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.798978                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       129045                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         129045                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       129045                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          129045                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       129045                       # number of overall hits
system.cpu7.icache.overall_hits::total         129045                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.cpu7.icache.overall_misses::total           37                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5767120                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5767120                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5767120                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5767120                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5767120                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5767120                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129082                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129082                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129082                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129082                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129082                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129082                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000287                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000287                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155868.108108                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155868.108108                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155868.108108                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155868.108108                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155868.108108                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155868.108108                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4651800                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4651800                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4651800                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4651800                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4651800                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4651800                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 166135.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 166135.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 166135.714286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 166135.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 166135.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 166135.714286                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   455                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112761715                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   711                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              158595.942335                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.701067                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.298933                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.619926                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.380074                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        87119                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          87119                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72682                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72682                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       159801                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          159801                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       159801                       # number of overall hits
system.cpu7.dcache.overall_hits::total         159801                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1459                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1459                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1473                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1473                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1473                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1473                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    158458089                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    158458089                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1281232                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1281232                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    159739321                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    159739321                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    159739321                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    159739321                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88578                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88578                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       161274                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       161274                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       161274                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       161274                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016471                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016471                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000193                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000193                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009134                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009134                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009134                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009134                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108607.326251                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108607.326251                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 91516.571429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 91516.571429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108444.888663                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108444.888663                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108444.888663                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108444.888663                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           97                       # number of writebacks
system.cpu7.dcache.writebacks::total               97                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1007                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1007                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1018                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1018                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1018                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1018                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          452                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          455                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          455                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     40256904                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     40256904                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       215830                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       215830                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     40472734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     40472734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     40472734                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     40472734                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002821                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002821                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002821                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002821                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89063.946903                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89063.946903                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71943.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71943.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88951.063736                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88951.063736                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88951.063736                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88951.063736                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
