0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/FullAdder_tb.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/HalfAdder_tb.v,,FullAdder_tb,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/HalfAdder_tb.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section3_tb.v,,HalfAdder_tb,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section1_tb.v,1742969288,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section2_tb.v,,Section1_tb,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section2_tb.v,1742990552,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/twos_compliment_tb.v,,Section2_tb,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section3_tb.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/sample autotest-20250329/autotest01.v,,Section3_tb,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/twos_compliment_tb.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/FullAdder_tb.v,,twos_compliment_tb,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/FullAdder.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/HalfAdder.v,,FullAdder,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/HalfAdder.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section3.v,,HalfAdder,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section1.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/FullAdder.v,,Section1,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section2.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section1.v,,Section2,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section3.v,1743242726,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/ass1.v,,Section3,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/ass1.v,1743158631,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section1_tb.v,,ass1,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/comparator.v,1743243311,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section2.v,,comparator,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/twos_compliment.v,1743247426,verilog,,C:/Users/neilt/Documents/Vivado-Projects/ass1/ass1.srcs/sources_1/new/comparator.v,,twos_compliment,,,,,,,,
C:/Users/neilt/Documents/Vivado-Projects/ass1/sample autotest-20250329/autotest01.v,1743243245,verilog,,,,autotest01,,,,,,,,
