# Design and Verification using Verilog

## ğŸ“Œ Overview
This repository contains Verilog-based design and verification projects. It covers digital circuits ranging from basic logic gates to advanced modules. Each project includes RTL design, testbenches, and simulation results to demonstrate the complete design and verification flow.

## ğŸ¯ Objectives
- Learn digital design using Verilog HDL.  
- Implement fundamental and advanced digital circuits.  
- Develop testbenches for functional verification.  
- Analyze simulation results using waveform viewers.  
- Provide a structured resource for students and engineers.  


- **RTL Code (.v)** â†’ Contains the Verilog design files.  
- **Testbench (.v)** â†’ Contains testbenches for verification.  
- **Waveform/Logs** â†’ Simulation results.  

## âš™ï¸ Tools Used
- **Verilog HDL** for design and verification.  
- **Simulation Tools**:  QuestaSim / Icarus Verilog / Xilinx Vivado.  
- **Waveform Analysis**: GTKWave, ModelSim Viewer, or Vivado.  

ğŸ¤ Contributions

Contributions are welcome! Feel free to fork this repo, add more designs, improve testbenches, or share simulation outputs.

ğŸ‘¨â€ğŸ’» Author

Ravi Raj
ğŸ”— LinkedIn Profile(https://www.linkedin.com/in/ravi-raj-06s1/)
