{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1130 -defaultsOSRD
preplace port CMOS_XCK -pg 1 -y 950 -defaultsOSRD
preplace port S_AXIS_S2MM_0 -pg 1 -y 400 -defaultsOSRD
preplace port S_AXIS_S2MM_1 -pg 1 -y 730 -defaultsOSRD
preplace port IIC_0 -pg 1 -y 1170 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1150 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -y 1190 -defaultsOSRD
preplace port M00_AXI -pg 1 -y 160 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -y 1040 -defaultsOSRD
preplace portBus s2mm_frame_ptr_out -pg 1 -y 590 -defaultsOSRD
preplace inst axi_mcdma_0 -pg 1 -lvl 1 -y -260 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y -120 -defaultsOSRD
preplace inst axi_vdma_memCopy -pg 1 -lvl 5 -y 550 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 2 -y -140 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 6 -y 1300 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -y 560 -defaultsOSRD
preplace inst axi_vdma_imgCapture -pg 1 -lvl 5 -y 300 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 6 -y 560 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -y 960 -defaultsOSRD
preplace inst axi_vdma_videoStream -pg 1 -lvl 7 -y 770 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 1040 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -y 200 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 1180 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 7 1 2710J
preplace netloc axi_vdma_1_M_AXI_S2MM 1 5 1 1770
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 4 4 NJ 160 NJ 160 NJ 160 NJ
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 4 1 1340
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 1750
preplace netloc processing_system7_0_M_AXI_GP0 1 3 5 990J 1190 NJ 1190 NJ 1190 2170J 1310 2710
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1380 420 1740
preplace netloc axi_vdma_0_M_AXI_S2MM1 1 5 1 1760
preplace netloc processing_system7_0_FCLK_RESET0_N 1 5 3 1810 1400 NJ 1400 2700
preplace netloc processing_system7_0_IIC_0 1 7 1 2710J
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2190
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 4 1 1370
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 3 5 1020 410 1370 690 1800 740 2220 1040 NJ
preplace netloc S_AXIS_S2MM_1 1 0 5 NJ 400 NJ 400 NJ 400 NJ 400 1350J
preplace netloc axi_gpio_0_gpio_io_o 1 6 2 2240 650 2710
preplace netloc processing_system7_0_FIXED_IO 1 7 1 2720J
preplace netloc clk_wiz_0_clk_out1 1 7 1 NJ
preplace netloc S_AXIS_S2MM_1_1 1 0 7 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 2200
preplace netloc axi_vdma_1_s2mm_frame_ptr_out 1 7 1 2720
preplace netloc processing_system7_0_FCLK_CLK0 1 3 5 1000 420 1360 680 1780 720 2210 1320 2720
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 3 4 1010J 700 NJ 700 1790 1200 2160
preplace netloc axi_vdma_0_M_AXI_S2MM 1 5 3 1810 890 NJ 890 2710
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 4 3 1330 180 NJ 180 2200J
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 4 3 1320J 170 NJ 170 2230
preplace netloc axi_vdma_memCopy_s2mm_introut 1 5 2 1750J 710 2180
levelinfo -pg 1 -90 100 450 810 1170 1560 1990 2470 2740 -top -400 -bot 1410
",
}
{
   da_axi4_cnt: "29",
   da_ps7_cnt: "1",
}
