{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 01:14:44 2008 " "Info: Processing started: Sun Aug 24 01:14:44 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 176 -40 128 192 "clk" "" } { 96 712 760 112 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw1 " "Info: Assuming node \"sw1\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 208 -40 128 224 "sw1" "" } { 280 344 424 296 "sw1" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw0 " "Info: Assuming node \"sw0\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw2 " "Info: Assuming node \"sw2\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 304 -40 128 320 "sw2" "" } { 112 360 424 128 "sw2" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[1\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[1\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[0\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[0\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk1hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk1hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 31 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst1\|Equal0~13 " "Info: Detected gated clock \"DigitalClock:inst1\|Equal0~13\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst1\|Equal0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst1\|timeClock " "Info: Detected gated clock \"DigitalClock:inst1\|timeClock\" as buffer" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst1\|timeClock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk100hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk100hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 47 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk100hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register TimerLogic:inst2\|mmsec\[4\] register SegmentDisplay:inst3\|seg_sec1\[0\] 40.24 MHz 24.848 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.24 MHz between source register \"TimerLogic:inst2\|mmsec\[4\]\" and destination register \"SegmentDisplay:inst3\|seg_sec1\[0\]\" (period= 24.848 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.251 ns + Longest register register " "Info: + Longest register to register delay is 20.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimerLogic:inst2\|mmsec\[4\] 1 REG LC_X23_Y6_N5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y6_N5; Fanout = 15; REG Node = 'TimerLogic:inst2\|mmsec\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimerLogic:inst2|mmsec[4] } "NODE_NAME" } } { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/TimerLogic.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.382 ns) 1.462 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LC_X26_Y6_N0 1 " "Info: 2: + IC(1.080 ns) + CELL(0.382 ns) = 1.462 ns; Loc. = LC_X26_Y6_N0; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { TimerLogic:inst2|mmsec[4] SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 2.000 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LC_X26_Y6_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 2.000 ns; Loc. = LC_X26_Y6_N1; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.509 ns) 2.885 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LC_X26_Y6_N6 2 " "Info: 4: + IC(0.376 ns) + CELL(0.509 ns) = 2.885 ns; Loc. = LC_X26_Y6_N6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.956 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 5 COMB LC_X26_Y6_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.956 ns; Loc. = LC_X26_Y6_N7; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.027 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 6 COMB LC_X26_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.027 ns; Loc. = LC_X26_Y6_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.565 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LC_X26_Y6_N9 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.565 ns; Loc. = LC_X26_Y6_N9; Fanout = 9; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.390 ns) 4.636 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[24\]~52 8 COMB LC_X25_Y6_N2 3 " "Info: 8: + IC(0.681 ns) + CELL(0.390 ns) = 4.636 ns; Loc. = LC_X25_Y6_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[24\]~52'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52 } "NODE_NAME" } } { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/alt_u_div_aoe.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.509 ns) 5.524 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 9 COMB LC_X25_Y6_N8 1 " "Info: 9: + IC(0.379 ns) + CELL(0.509 ns) = 5.524 ns; Loc. = LC_X25_Y6_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 6.062 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 10 COMB LC_X25_Y6_N9 12 " "Info: 10: + IC(0.000 ns) + CELL(0.538 ns) = 6.062 ns; Loc. = LC_X25_Y6_N9; Fanout = 12; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.101 ns) 7.179 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[30\]~761 11 COMB LC_X25_Y7_N4 4 " "Info: 11: + IC(1.016 ns) + CELL(0.101 ns) = 7.179 ns; Loc. = LC_X25_Y7_N4; Fanout = 4; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[30\]~761'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 } "NODE_NAME" } } { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/alt_u_div_aoe.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.374 ns) 8.633 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~58 12 COMB LC_X24_Y6_N3 2 " "Info: 12: + IC(1.080 ns) + CELL(0.374 ns) = 8.633 ns; Loc. = LC_X24_Y6_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~58'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 8.790 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60 13 COMB LC_X24_Y6_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.157 ns) = 8.790 ns; Loc. = LC_X24_Y6_N4; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 9.339 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 14 COMB LC_X24_Y6_N6 11 " "Info: 14: + IC(0.000 ns) + CELL(0.549 ns) = 9.339 ns; Loc. = LC_X24_Y6_N6; Fanout = 11; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.101 ns) 10.539 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[36\]~19 15 COMB LC_X23_Y5_N6 3 " "Info: 15: + IC(1.099 ns) + CELL(0.101 ns) = 10.539 ns; Loc. = LC_X23_Y5_N6; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[36\]~19'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 } "NODE_NAME" } } { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/alt_u_div_aoe.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.374 ns) 11.903 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~74 16 COMB LC_X24_Y7_N2 2 " "Info: 16: + IC(0.990 ns) + CELL(0.374 ns) = 11.903 ns; Loc. = LC_X24_Y7_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~74'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 11.972 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~72 17 COMB LC_X24_Y7_N3 2 " "Info: 17: + IC(0.000 ns) + CELL(0.069 ns) = 11.972 ns; Loc. = LC_X24_Y7_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~72'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.069 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 12.129 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~66 18 COMB LC_X24_Y7_N4 3 " "Info: 18: + IC(0.000 ns) + CELL(0.157 ns) = 12.129 ns; Loc. = LC_X24_Y7_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~66'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 12.678 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~63 19 COMB LC_X24_Y7_N7 3 " "Info: 19: + IC(0.000 ns) + CELL(0.549 ns) = 12.678 ns; Loc. = LC_X24_Y7_N7; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~63'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.101 ns) 13.776 ns SegmentDisplay:inst3\|Mux35~240 20 COMB LC_X22_Y7_N2 3 " "Info: 20: + IC(0.997 ns) + CELL(0.101 ns) = 13.776 ns; Loc. = LC_X22_Y7_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|Mux35~240'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 SegmentDisplay:inst3|Mux35~240 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.258 ns) 15.017 ns SegmentDisplay:inst3\|Mux34~265 21 COMB LC_X18_Y7_N9 1 " "Info: 21: + IC(0.983 ns) + CELL(0.258 ns) = 15.017 ns; Loc. = LC_X18_Y7_N9; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|Mux34~265'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { SegmentDisplay:inst3|Mux35~240 SegmentDisplay:inst3|Mux34~265 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.101 ns) 16.115 ns SegmentDisplay:inst3\|Mux34~267 22 COMB LC_X21_Y7_N8 5 " "Info: 22: + IC(0.997 ns) + CELL(0.101 ns) = 16.115 ns; Loc. = LC_X21_Y7_N8; Fanout = 5; COMB Node = 'SegmentDisplay:inst3\|Mux34~267'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { SegmentDisplay:inst3|Mux34~265 SegmentDisplay:inst3|Mux34~267 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.101 ns) 17.211 ns SegmentDisplay:inst3\|Equal48~145 23 COMB LC_X23_Y7_N2 2 " "Info: 23: + IC(0.995 ns) + CELL(0.101 ns) = 17.211 ns; Loc. = LC_X23_Y7_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|Equal48~145'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { SegmentDisplay:inst3|Mux34~267 SegmentDisplay:inst3|Equal48~145 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.258 ns) 18.485 ns SegmentDisplay:inst3\|Selector33~25 24 COMB LC_X21_Y7_N6 4 " "Info: 24: + IC(1.016 ns) + CELL(0.258 ns) = 18.485 ns; Loc. = LC_X21_Y7_N6; Fanout = 4; COMB Node = 'SegmentDisplay:inst3\|Selector33~25'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { SegmentDisplay:inst3|Equal48~145 SegmentDisplay:inst3|Selector33~25 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 18.747 ns SegmentDisplay:inst3\|WideNor4 25 COMB LC_X21_Y7_N7 4 " "Info: 25: + IC(0.161 ns) + CELL(0.101 ns) = 18.747 ns; Loc. = LC_X21_Y7_N7; Fanout = 4; COMB Node = 'SegmentDisplay:inst3\|WideNor4'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { SegmentDisplay:inst3|Selector33~25 SegmentDisplay:inst3|WideNor4 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.423 ns) 20.251 ns SegmentDisplay:inst3\|seg_sec1\[0\] 26 REG LC_X21_Y6_N4 2 " "Info: 26: + IC(1.081 ns) + CELL(0.423 ns) = 20.251 ns; Loc. = LC_X21_Y6_N4; Fanout = 2; REG Node = 'SegmentDisplay:inst3\|seg_sec1\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { SegmentDisplay:inst3|WideNor4 SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.320 ns ( 36.15 % ) " "Info: Total cell delay = 7.320 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.931 ns ( 63.85 % ) " "Info: Total interconnect delay = 12.931 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.251 ns" { TimerLogic:inst2|mmsec[4] SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 SegmentDisplay:inst3|Mux35~240 SegmentDisplay:inst3|Mux34~265 SegmentDisplay:inst3|Mux34~267 SegmentDisplay:inst3|Equal48~145 SegmentDisplay:inst3|Selector33~25 SegmentDisplay:inst3|WideNor4 SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.251 ns" { TimerLogic:inst2|mmsec[4] {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 {} SegmentDisplay:inst3|Mux35~240 {} SegmentDisplay:inst3|Mux34~265 {} SegmentDisplay:inst3|Mux34~267 {} SegmentDisplay:inst3|Equal48~145 {} SegmentDisplay:inst3|Selector33~25 {} SegmentDisplay:inst3|WideNor4 {} SegmentDisplay:inst3|seg_sec1[0] {} } { 0.000ns 1.080ns 0.000ns 0.376ns 0.000ns 0.000ns 0.000ns 0.681ns 0.379ns 0.000ns 1.016ns 1.080ns 0.000ns 0.000ns 1.099ns 0.990ns 0.000ns 0.000ns 0.000ns 0.997ns 0.983ns 0.997ns 0.995ns 1.016ns 0.161ns 1.081ns } { 0.000ns 0.382ns 0.538ns 0.509ns 0.071ns 0.071ns 0.538ns 0.390ns 0.509ns 0.538ns 0.101ns 0.374ns 0.157ns 0.549ns 0.101ns 0.374ns 0.069ns 0.157ns 0.549ns 0.101ns 0.258ns 0.101ns 0.101ns 0.258ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.366 ns - Smallest " "Info: - Smallest clock skew is -4.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.772 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 108 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 176 -40 128 192 "clk" "" } { 96 712 760 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.629 ns) 2.772 ns SegmentDisplay:inst3\|seg_sec1\[0\] 2 REG LC_X21_Y6_N4 2 " "Info: 2: + IC(0.844 ns) + CELL(0.629 ns) = 2.772 ns; Loc. = LC_X21_Y6_N4; Fanout = 2; REG Node = 'SegmentDisplay:inst3\|seg_sec1\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.55 % ) " "Info: Total cell delay = 1.928 ns ( 69.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns ( 30.45 % ) " "Info: Total interconnect delay = 0.844 ns ( 30.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~out0 {} SegmentDisplay:inst3|seg_sec1[0] {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.138 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 108 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 176 -40 128 192 "clk" "" } { 96 712 760 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y9_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y9_N2; Fanout = 20; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.525 ns) + CELL(0.629 ns) 7.138 ns TimerLogic:inst2\|mmsec\[4\] 3 REG LC_X23_Y6_N5 15 " "Info: 3: + IC(3.525 ns) + CELL(0.629 ns) = 7.138 ns; Loc. = LC_X23_Y6_N5; Fanout = 15; REG Node = 'TimerLogic:inst2\|mmsec\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { MasterSelect:inst|clk100hz TimerLogic:inst2|mmsec[4] } "NODE_NAME" } } { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/TimerLogic.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 38.60 % ) " "Info: Total cell delay = 2.755 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.383 ns ( 61.40 % ) " "Info: Total interconnect delay = 4.383 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.138 ns" { clk MasterSelect:inst|clk100hz TimerLogic:inst2|mmsec[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.138 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} TimerLogic:inst2|mmsec[4] {} } { 0.000ns 0.000ns 0.858ns 3.525ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~out0 {} SegmentDisplay:inst3|seg_sec1[0] {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.138 ns" { clk MasterSelect:inst|clk100hz TimerLogic:inst2|mmsec[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.138 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} TimerLogic:inst2|mmsec[4] {} } { 0.000ns 0.000ns 0.858ns 3.525ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/TimerLogic.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.251 ns" { TimerLogic:inst2|mmsec[4] SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 SegmentDisplay:inst3|Mux35~240 SegmentDisplay:inst3|Mux34~265 SegmentDisplay:inst3|Mux34~267 SegmentDisplay:inst3|Equal48~145 SegmentDisplay:inst3|Selector33~25 SegmentDisplay:inst3|WideNor4 SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.251 ns" { TimerLogic:inst2|mmsec[4] {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 {} SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 {} SegmentDisplay:inst3|Mux35~240 {} SegmentDisplay:inst3|Mux34~265 {} SegmentDisplay:inst3|Mux34~267 {} SegmentDisplay:inst3|Equal48~145 {} SegmentDisplay:inst3|Selector33~25 {} SegmentDisplay:inst3|WideNor4 {} SegmentDisplay:inst3|seg_sec1[0] {} } { 0.000ns 1.080ns 0.000ns 0.376ns 0.000ns 0.000ns 0.000ns 0.681ns 0.379ns 0.000ns 1.016ns 1.080ns 0.000ns 0.000ns 1.099ns 0.990ns 0.000ns 0.000ns 0.000ns 0.997ns 0.983ns 0.997ns 0.995ns 1.016ns 0.161ns 1.081ns } { 0.000ns 0.382ns 0.538ns 0.509ns 0.071ns 0.071ns 0.538ns 0.390ns 0.509ns 0.538ns 0.101ns 0.374ns 0.157ns 0.549ns 0.101ns 0.374ns 0.069ns 0.157ns 0.549ns 0.101ns 0.258ns 0.101ns 0.101ns 0.258ns 0.101ns 0.423ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~out0 {} SegmentDisplay:inst3|seg_sec1[0] {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.138 ns" { clk MasterSelect:inst|clk100hz TimerLogic:inst2|mmsec[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.138 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} TimerLogic:inst2|mmsec[4] {} } { 0.000ns 0.000ns 0.858ns 3.525ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw1 register register MasterSelect:inst\|set_time\[0\] MasterSelect:inst\|set_time\[2\] 320.1 MHz Internal " "Info: Clock \"sw1\" Internal fmax is restricted to 320.1 MHz between source register \"MasterSelect:inst\|set_time\[0\]\" and destination register \"MasterSelect:inst\|set_time\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.164 ns + Longest register register " "Info: + Longest register to register delay is 1.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MasterSelect:inst\|set_time\[0\] 1 REG LC_X8_Y8_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N7; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.653 ns) 1.164 ns MasterSelect:inst\|set_time\[2\] 2 REG LC_X8_Y8_N6 6 " "Info: 2: + IC(0.511 ns) + CELL(0.653 ns) = 1.164 ns; Loc. = LC_X8_Y8_N6; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { MasterSelect:inst|set_time[0] MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 56.10 % ) " "Info: Total cell delay = 0.653 ns ( 56.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.511 ns ( 43.90 % ) " "Info: Total interconnect delay = 0.511 ns ( 43.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { MasterSelect:inst|set_time[0] MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { MasterSelect:inst|set_time[0] {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.511ns } { 0.000ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 destination 6.441 ns + Shortest register " "Info: + Shortest clock path from clock \"sw1\" to destination register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 208 -40 128 224 "sw1" "" } { 280 344 424 296 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.629 ns) 6.441 ns MasterSelect:inst\|set_time\[2\] 2 REG LC_X8_Y8_N6 6 " "Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X8_Y8_N6; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.93 % ) " "Info: Total cell delay = 1.928 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 70.07 % ) " "Info: Total interconnect delay = 4.513 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.441 ns - Longest register " "Info: - Longest clock path from clock \"sw1\" to source register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 208 -40 128 224 "sw1" "" } { 280 344 424 296 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.629 ns) 6.441 ns MasterSelect:inst\|set_time\[0\] 2 REG LC_X8_Y8_N7 6 " "Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X8_Y8_N7; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.93 % ) " "Info: Total cell delay = 1.928 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 70.07 % ) " "Info: Total interconnect delay = 4.513 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { MasterSelect:inst|set_time[0] MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { MasterSelect:inst|set_time[0] {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.511ns } { 0.000ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { MasterSelect:inst|set_time[2] {} } {  } {  } "" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 69 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw0 register DigitalClock:inst1\|min\[2\] register DigitalClock:inst1\|min\[1\] 232.56 MHz 4.3 ns Internal " "Info: Clock \"sw0\" has Internal fmax of 232.56 MHz between source register \"DigitalClock:inst1\|min\[2\]\" and destination register \"DigitalClock:inst1\|min\[1\]\" (period= 4.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.886 ns + Longest register register " "Info: + Longest register to register delay is 3.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst1\|min\[2\] 1 REG LC_X10_Y7_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst1|min[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.390 ns) 1.408 ns DigitalClock:inst1\|LessThan1~82 2 COMB LC_X12_Y7_N6 1 " "Info: 2: + IC(1.018 ns) + CELL(0.390 ns) = 1.408 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'DigitalClock:inst1\|LessThan1~82'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { DigitalClock:inst1|min[2] DigitalClock:inst1|LessThan1~82 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.101 ns) 1.886 ns DigitalClock:inst1\|LessThan1~83 3 COMB LC_X12_Y7_N5 7 " "Info: 3: + IC(0.377 ns) + CELL(0.101 ns) = 1.886 ns; Loc. = LC_X12_Y7_N5; Fanout = 7; COMB Node = 'DigitalClock:inst1\|LessThan1~83'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { DigitalClock:inst1|LessThan1~82 DigitalClock:inst1|LessThan1~83 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.984 ns) 3.886 ns DigitalClock:inst1\|min\[1\] 4 REG LC_X10_Y7_N2 10 " "Info: 4: + IC(1.016 ns) + CELL(0.984 ns) = 3.886 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { DigitalClock:inst1|LessThan1~83 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 37.96 % ) " "Info: Total cell delay = 1.475 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.411 ns ( 62.04 % ) " "Info: Total interconnect delay = 2.411 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { DigitalClock:inst1|min[2] DigitalClock:inst1|LessThan1~82 DigitalClock:inst1|LessThan1~83 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { DigitalClock:inst1|min[2] {} DigitalClock:inst1|LessThan1~82 {} DigitalClock:inst1|LessThan1~83 {} DigitalClock:inst1|min[1] {} } { 0.000ns 1.018ns 0.377ns 1.016ns } { 0.000ns 0.390ns 0.101ns 0.984ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.183 ns - Smallest " "Info: - Smallest clock skew is -0.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 destination 11.134 ns + Shortest register " "Info: + Shortest clock path from clock \"sw0\" to destination register is 11.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.827 ns) 6.639 ns MasterSelect:inst\|mode\[1\] 2 REG LC_X8_Y8_N5 50 " "Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X8_Y8_N5; Fanout = 50; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.101 ns) 7.223 ns DigitalClock:inst1\|Equal0~13 3 COMB LC_X8_Y8_N3 4 " "Info: 3: + IC(0.483 ns) + CELL(0.101 ns) = 7.223 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 7.485 ns DigitalClock:inst1\|timeClock 4 COMB LC_X8_Y8_N4 17 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 7.485 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(0.629 ns) 11.134 ns DigitalClock:inst1\|min\[1\] 5 REG LC_X10_Y7_N2 10 " "Info: 5: + IC(3.020 ns) + CELL(0.629 ns) = 11.134 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.957 ns ( 26.56 % ) " "Info: Total cell delay = 2.957 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.177 ns ( 73.44 % ) " "Info: Total interconnect delay = 8.177 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.134 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.134 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.483ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 source 11.317 ns - Longest register " "Info: - Longest clock path from clock \"sw0\" to source register is 11.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.827 ns) 6.639 ns MasterSelect:inst\|mode\[0\] 2 REG LC_X8_Y8_N8 51 " "Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X8_Y8_N8; Fanout = 51; REG Node = 'MasterSelect:inst\|mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.258 ns) 7.406 ns DigitalClock:inst1\|Equal0~13 3 COMB LC_X8_Y8_N3 4 " "Info: 3: + IC(0.509 ns) + CELL(0.258 ns) = 7.406 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 7.668 ns DigitalClock:inst1\|timeClock 4 COMB LC_X8_Y8_N4 17 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 7.668 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(0.629 ns) 11.317 ns DigitalClock:inst1\|min\[2\] 5 REG LC_X10_Y7_N3 12 " "Info: 5: + IC(3.020 ns) + CELL(0.629 ns) = 11.317 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 27.52 % ) " "Info: Total cell delay = 3.114 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.203 ns ( 72.48 % ) " "Info: Total interconnect delay = 8.203 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[2] {} } { 0.000ns 0.000ns 4.513ns 0.509ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.134 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.134 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.483ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[2] {} } { 0.000ns 0.000ns 4.513ns 0.509ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { DigitalClock:inst1|min[2] DigitalClock:inst1|LessThan1~82 DigitalClock:inst1|LessThan1~83 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { DigitalClock:inst1|min[2] {} DigitalClock:inst1|LessThan1~82 {} DigitalClock:inst1|LessThan1~83 {} DigitalClock:inst1|min[1] {} } { 0.000ns 1.018ns 0.377ns 1.016ns } { 0.000ns 0.390ns 0.101ns 0.984ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.134 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.134 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.483ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[2] {} } { 0.000ns 0.000ns 4.513ns 0.509ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw2 register DigitalClock:inst1\|min\[2\] register DigitalClock:inst1\|min\[1\] 242.9 MHz 4.117 ns Internal " "Info: Clock \"sw2\" has Internal fmax of 242.9 MHz between source register \"DigitalClock:inst1\|min\[2\]\" and destination register \"DigitalClock:inst1\|min\[1\]\" (period= 4.117 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.886 ns + Longest register register " "Info: + Longest register to register delay is 3.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst1\|min\[2\] 1 REG LC_X10_Y7_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst1|min[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.390 ns) 1.408 ns DigitalClock:inst1\|LessThan1~82 2 COMB LC_X12_Y7_N6 1 " "Info: 2: + IC(1.018 ns) + CELL(0.390 ns) = 1.408 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'DigitalClock:inst1\|LessThan1~82'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { DigitalClock:inst1|min[2] DigitalClock:inst1|LessThan1~82 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.101 ns) 1.886 ns DigitalClock:inst1\|LessThan1~83 3 COMB LC_X12_Y7_N5 7 " "Info: 3: + IC(0.377 ns) + CELL(0.101 ns) = 1.886 ns; Loc. = LC_X12_Y7_N5; Fanout = 7; COMB Node = 'DigitalClock:inst1\|LessThan1~83'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { DigitalClock:inst1|LessThan1~82 DigitalClock:inst1|LessThan1~83 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.984 ns) 3.886 ns DigitalClock:inst1\|min\[1\] 4 REG LC_X10_Y7_N2 10 " "Info: 4: + IC(1.016 ns) + CELL(0.984 ns) = 3.886 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { DigitalClock:inst1|LessThan1~83 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 37.96 % ) " "Info: Total cell delay = 1.475 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.411 ns ( 62.04 % ) " "Info: Total interconnect delay = 2.411 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { DigitalClock:inst1|min[2] DigitalClock:inst1|LessThan1~82 DigitalClock:inst1|LessThan1~83 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { DigitalClock:inst1|min[2] {} DigitalClock:inst1|LessThan1~82 {} DigitalClock:inst1|LessThan1~83 {} DigitalClock:inst1|min[1] {} } { 0.000ns 1.018ns 0.377ns 1.016ns } { 0.000ns 0.390ns 0.101ns 0.984ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 destination 8.383 ns + Shortest register " "Info: + Shortest clock path from clock \"sw2\" to destination register is 8.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 20 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 20; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 304 -40 128 320 "sw2" "" } { 112 360 424 128 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(0.390 ns) 4.734 ns DigitalClock:inst1\|timeClock 2 COMB LC_X8_Y8_N4 17 " "Info: 2: + IC(3.045 ns) + CELL(0.390 ns) = 4.734 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { sw2 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(0.629 ns) 8.383 ns DigitalClock:inst1\|min\[1\] 3 REG LC_X10_Y7_N2 10 " "Info: 3: + IC(3.020 ns) + CELL(0.629 ns) = 8.383 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.65 % ) " "Info: Total cell delay = 2.318 ns ( 27.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.065 ns ( 72.35 % ) " "Info: Total interconnect delay = 6.065 ns ( 72.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 3.045ns 3.020ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 source 8.383 ns - Longest register " "Info: - Longest clock path from clock \"sw2\" to source register is 8.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 20 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 20; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 304 -40 128 320 "sw2" "" } { 112 360 424 128 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(0.390 ns) 4.734 ns DigitalClock:inst1\|timeClock 2 COMB LC_X8_Y8_N4 17 " "Info: 2: + IC(3.045 ns) + CELL(0.390 ns) = 4.734 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { sw2 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(0.629 ns) 8.383 ns DigitalClock:inst1\|min\[2\] 3 REG LC_X10_Y7_N3 12 " "Info: 3: + IC(3.020 ns) + CELL(0.629 ns) = 8.383 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.65 % ) " "Info: Total cell delay = 2.318 ns ( 27.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.065 ns ( 72.35 % ) " "Info: Total interconnect delay = 6.065 ns ( 72.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[2] {} } { 0.000ns 0.000ns 3.045ns 3.020ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 3.045ns 3.020ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[2] {} } { 0.000ns 0.000ns 3.045ns 3.020ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { DigitalClock:inst1|min[2] DigitalClock:inst1|LessThan1~82 DigitalClock:inst1|LessThan1~83 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { DigitalClock:inst1|min[2] {} DigitalClock:inst1|LessThan1~82 {} DigitalClock:inst1|LessThan1~83 {} DigitalClock:inst1|min[1] {} } { 0.000ns 1.018ns 0.377ns 1.016ns } { 0.000ns 0.390ns 0.101ns 0.984ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 3.045ns 3.020ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[2] {} } { 0.000ns 0.000ns 3.045ns 3.020ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sw0 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"sw0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MasterSelect:inst\|mode\[1\] DigitalClock:inst1\|min\[1\] sw0 1.303 ns " "Info: Found hold time violation between source  pin or register \"MasterSelect:inst\|mode\[1\]\" and destination pin or register \"DigitalClock:inst1\|min\[1\]\" for clock \"sw0\" (Hold time is 1.303 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.876 ns + Largest " "Info: + Largest clock skew is 4.876 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 destination 11.317 ns + Longest register " "Info: + Longest clock path from clock \"sw0\" to destination register is 11.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.827 ns) 6.639 ns MasterSelect:inst\|mode\[0\] 2 REG LC_X8_Y8_N8 51 " "Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X8_Y8_N8; Fanout = 51; REG Node = 'MasterSelect:inst\|mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.258 ns) 7.406 ns DigitalClock:inst1\|Equal0~13 3 COMB LC_X8_Y8_N3 4 " "Info: 3: + IC(0.509 ns) + CELL(0.258 ns) = 7.406 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 7.668 ns DigitalClock:inst1\|timeClock 4 COMB LC_X8_Y8_N4 17 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 7.668 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(0.629 ns) 11.317 ns DigitalClock:inst1\|min\[1\] 5 REG LC_X10_Y7_N2 10 " "Info: 5: + IC(3.020 ns) + CELL(0.629 ns) = 11.317 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 27.52 % ) " "Info: Total cell delay = 3.114 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.203 ns ( 72.48 % ) " "Info: Total interconnect delay = 8.203 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.509ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 source 6.441 ns - Shortest register " "Info: - Shortest clock path from clock \"sw0\" to source register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.629 ns) 6.441 ns MasterSelect:inst\|mode\[1\] 2 REG LC_X8_Y8_N5 50 " "Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X8_Y8_N5; Fanout = 50; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.93 % ) " "Info: Total cell delay = 1.928 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 70.07 % ) " "Info: Total interconnect delay = 4.513 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.509ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.388 ns - Shortest register register " "Info: - Shortest register to register delay is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MasterSelect:inst\|mode\[1\] 1 REG LC_X8_Y8_N5 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N5; Fanout = 50; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.101 ns) 0.584 ns DigitalClock:inst1\|Equal0~13 2 COMB LC_X8_Y8_N3 4 " "Info: 2: + IC(0.483 ns) + CELL(0.101 ns) = 0.584 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.258 ns) 2.214 ns DigitalClock:inst1\|min\[1\]~241 3 COMB LC_X10_Y7_N7 6 " "Info: 3: + IC(1.372 ns) + CELL(0.258 ns) = 2.214 ns; Loc. = LC_X10_Y7_N7; Fanout = 6; COMB Node = 'DigitalClock:inst1\|min\[1\]~241'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|min[1]~241 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.767 ns) 3.388 ns DigitalClock:inst1\|min\[1\] 4 REG LC_X10_Y7_N2 10 " "Info: 4: + IC(0.407 ns) + CELL(0.767 ns) = 3.388 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DigitalClock:inst1|min[1]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 33.23 % ) " "Info: Total cell delay = 1.126 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.262 ns ( 66.77 % ) " "Info: Total interconnect delay = 2.262 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|min[1]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|min[1]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.483ns 1.372ns 0.407ns } { 0.000ns 0.101ns 0.258ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.509ns 0.161ns 3.020ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|min[1]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|min[1]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.483ns 1.372ns 0.407ns } { 0.000ns 0.101ns 0.258ns 0.767ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_hour0\[1\] SegmentDisplay:inst3\|seg_hour0\[1\] 8.104 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_hour0\[1\]\" through register \"SegmentDisplay:inst3\|seg_hour0\[1\]\" is 8.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 108 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 108; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 176 -40 128 192 "clk" "" } { 96 712 760 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns SegmentDisplay:inst3\|seg_hour0\[1\] 2 REG LC_X20_Y12_N6 1 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X20_Y12_N6; Fanout = 1; REG Node = 'SegmentDisplay:inst3\|seg_hour0\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk SegmentDisplay:inst3|seg_hour0[1] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst3|seg_hour0[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst3|seg_hour0[1] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.090 ns + Longest register pin " "Info: + Longest register to pin delay is 5.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SegmentDisplay:inst3\|seg_hour0\[1\] 1 REG LC_X20_Y12_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y12_N6; Fanout = 1; REG Node = 'SegmentDisplay:inst3\|seg_hour0\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst3|seg_hour0[1] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(1.865 ns) 5.090 ns seg_hour0\[1\] 2 PIN PIN_A4 0 " "Info: 2: + IC(3.225 ns) + CELL(1.865 ns) = 5.090 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'seg_hour0\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { SegmentDisplay:inst3|seg_hour0[1] seg_hour0[1] } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 104 968 1144 120 "seg_hour0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 36.64 % ) " "Info: Total cell delay = 1.865 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.225 ns ( 63.36 % ) " "Info: Total interconnect delay = 3.225 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { SegmentDisplay:inst3|seg_hour0[1] seg_hour0[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { SegmentDisplay:inst3|seg_hour0[1] {} seg_hour0[1] {} } { 0.000ns 3.225ns } { 0.000ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst3|seg_hour0[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst3|seg_hour0[1] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { SegmentDisplay:inst3|seg_hour0[1] seg_hour0[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { SegmentDisplay:inst3|seg_hour0[1] {} seg_hour0[1] {} } { 0.000ns 3.225ns } { 0.000ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 01:14:49 2008 " "Info: Processing ended: Sun Aug 24 01:14:49 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
