$date
	Sat Oct  3 17:09:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Tes_tb $end
$var wire 2 ! io_out [1:0] $end
$upscope $end
$scope module Tes_tb $end
$var reg 2 " io_in [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b0 !
$end
#10
