{
  "design": {
    "design_info": {
      "boundary_crc": "0xF9889C9CAF9228B4",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../lab_final.gen/sources_1/bd/Lab_final_bd",
      "name": "Lab_final_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "axi_dma_0": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "myip_v1_0_0": "",
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "rst_ps7_0_50M": "",
      "NN_1": {
        "blk_ram_temp": "",
        "blk_rom_inimg": "",
        "blk_rom_weight": "",
        "blk_rom_other_weight": "",
        "MP1_0": "",
        "MUX_mem_out_0": "",
        "ConV1_0": "",
        "FC_2_0": ""
      }
    },
    "interface_ports": {
      "DDR_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "components": {
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "Lab_final_bd_axi_dma_0_0",
        "xci_path": "ip\\Lab_final_bd_axi_dma_0_0\\Lab_final_bd_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\Lab_final_bd_axi_mem_intercon_0\\Lab_final_bd_axi_mem_intercon_0.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "Lab_final_bd_axi_mem_intercon_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Lab_final_bd_xbar_0",
            "xci_path": "ip\\Lab_final_bd_xbar_0\\Lab_final_bd_xbar_0.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "Lab_final_bd_auto_pc_0",
                "xci_path": "ip\\Lab_final_bd_auto_pc_0\\Lab_final_bd_auto_pc_0.xci",
                "inst_hier_path": "axi_mem_intercon/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "myip_v1_0_0": {
        "vlnv": "xilinx.com:module_ref:myip_v1_0:1.0",
        "xci_name": "Lab_final_bd_myip_v1_0_0_0",
        "xci_path": "ip\\Lab_final_bd_myip_v1_0_0_0\\Lab_final_bd_myip_v1_0_0_0.xci",
        "inst_hier_path": "myip_v1_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "myip_v1_0",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m00_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m00_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m00_axis_tkeep",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m00_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m00_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m00_axis_tready",
                "direction": "I"
              }
            }
          },
          "s00_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s00_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s00_axis_tkeep",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s00_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s00_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s00_axis_tready",
                "direction": "O"
              }
            }
          },
          "s00_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "4",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s00_axi_awaddr",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s00_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s00_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s00_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s00_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s00_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s00_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s00_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s00_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s00_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s00_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s00_axi_araddr",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s00_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s00_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s00_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s00_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s00_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s00_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s00_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m00_axis:s00_axis:s00_axi",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "s00_axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "s00_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "s00_axis_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "s00_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m00_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "m00_axis_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "m00_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "NN_out_male": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NN_out_female": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NN_end": {
            "direction": "I"
          },
          "NN_start": {
            "direction": "O"
          },
          "NN_addra": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "NN_dina": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NN_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "NN_wea": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "Lab_final_bd_processing_system7_0_0",
        "xci_path": "ip\\Lab_final_bd_processing_system7_0_0\\Lab_final_bd_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "0"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "0"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.089"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.075"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.014"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_GP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M8 JP-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_GP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\Lab_final_bd_ps7_0_axi_periph_0\\Lab_final_bd_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "Lab_final_bd_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Lab_final_bd_xbar_1",
            "xci_path": "ip\\Lab_final_bd_xbar_1\\Lab_final_bd_xbar_1.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "Lab_final_bd_auto_pc_1",
                "xci_path": "ip\\Lab_final_bd_auto_pc_1\\Lab_final_bd_auto_pc_1.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Lab_final_bd_rst_ps7_0_50M_0",
        "xci_path": "ip\\Lab_final_bd_rst_ps7_0_50M_0\\Lab_final_bd_rst_ps7_0_50M_0.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      },
      "NN_1": {
        "ports": {
          "sys_clk": {
            "direction": "I"
          },
          "rst_n": {
            "direction": "I"
          },
          "start_flag": {
            "direction": "I"
          },
          "end_flag": {
            "direction": "O"
          },
          "NN_out_female": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NN_out_male": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_addr_wtb": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ram_data_wtb": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_wtb": {
            "direction": "I"
          },
          "ram_wea_wtb": {
            "direction": "I"
          }
        },
        "components": {
          "blk_ram_temp": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Lab_final_bd_blk_ram_temp_1",
            "xci_path": "ip\\Lab_final_bd_blk_ram_temp_1\\Lab_final_bd_blk_ram_temp_1.xci",
            "inst_hier_path": "NN_1/blk_ram_temp",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "8"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "65536"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "Write_Width_B": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_rom_inimg": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Lab_final_bd_blk_rom_inimg_1",
            "xci_path": "ip\\Lab_final_bd_blk_rom_inimg_1\\Lab_final_bd_blk_rom_inimg_1.xci",
            "inst_hier_path": "NN_1/blk_rom_inimg",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Load_Init_File": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "8"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "65536"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "Write_Width_B": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_rom_weight": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Lab_final_bd_blk_rom_weight_1",
            "xci_path": "ip\\Lab_final_bd_blk_rom_weight_1\\Lab_final_bd_blk_rom_weight_1.xci",
            "inst_hier_path": "NN_1/blk_rom_weight",
            "parameters": {
              "Coe_File": {
                "value": "../../../../../../../CNN_information/coe file/weight.coe"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "32768"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_rom_other_weight": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Lab_final_bd_blk_rom_other_weight_1",
            "xci_path": "ip\\Lab_final_bd_blk_rom_other_weight_1\\Lab_final_bd_blk_rom_other_weight_1.xci",
            "inst_hier_path": "NN_1/blk_rom_other_weight",
            "parameters": {
              "Coe_File": {
                "value": "../../../../../../../CNN_information/coe file/M0_bias.coe"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "MP1_0": {
            "vlnv": "xilinx.com:module_ref:MP1:1.0",
            "xci_name": "Lab_final_bd_MP1_0_1",
            "xci_path": "ip\\Lab_final_bd_MP1_0_1\\Lab_final_bd_MP1_0_1.xci",
            "inst_hier_path": "NN_1/MP1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MP1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_MP1": {
                "direction": "I"
              },
              "start_MP2": {
                "direction": "I"
              },
              "end_MP1": {
                "direction": "O"
              },
              "end_MP2": {
                "direction": "O"
              },
              "ram_addr_w": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_w": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_en": {
                "direction": "O"
              },
              "ram_wea": {
                "direction": "O"
              },
              "ram_addr_r": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_r": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_r": {
                "direction": "O"
              }
            }
          },
          "MUX_mem_out_0": {
            "vlnv": "xilinx.com:module_ref:MUX_mem_out:1.0",
            "xci_name": "Lab_final_bd_MUX_mem_out_0_1",
            "xci_path": "ip\\Lab_final_bd_MUX_mem_out_0_1\\Lab_final_bd_MUX_mem_out_0_1.xci",
            "inst_hier_path": "NN_1/MUX_mem_out_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MUX_mem_out",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "Lab_final_bd_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_flag": {
                "direction": "I"
              },
              "end_flag": {
                "direction": "O"
              },
              "NN_out_female": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "NN_out_male": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_addr_wtb": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ram_data_wtb": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_wtb": {
                "direction": "I"
              },
              "ram_wea_wtb": {
                "direction": "I"
              },
              "ram_addr_wi_ConV1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ram_data_wi_ConV1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_wi_ConV1": {
                "direction": "I"
              },
              "ram_wea_wi_ConV1": {
                "direction": "I"
              },
              "rom_addr_ri_ConV1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "rom_en_ri_ConV1": {
                "direction": "I"
              },
              "rom_data_ri_ConV1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rom_addr_rw_ConV1": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "rom_en_rw_ConV1": {
                "direction": "I"
              },
              "rom_addr_row_ConV1": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "rom_en_row_ConV1": {
                "direction": "I"
              },
              "ifmap_h": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ifmap_w": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ifmap_c": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "outfmap_c": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "offset_w": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "offset_ow": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "start_ConV1": {
                "direction": "O"
              },
              "end_ConV1": {
                "direction": "I"
              },
              "start_MP1": {
                "direction": "O"
              },
              "start_MP2": {
                "direction": "O"
              },
              "ram_addr_w_MP": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ram_data_w_MP": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_MP": {
                "direction": "I"
              },
              "ram_wea_MP": {
                "direction": "I"
              },
              "ram_addr_r_MP": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ram_en_r_MP": {
                "direction": "I"
              },
              "end_MP1": {
                "direction": "I"
              },
              "end_MP2": {
                "direction": "I"
              },
              "start_FC": {
                "direction": "O"
              },
              "end_FC": {
                "direction": "I"
              },
              "ram_addr_r_FC": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ram_en_r_FC": {
                "direction": "I"
              },
              "rom_addr_rw_FC": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "rom_en_rw_FC": {
                "direction": "I"
              },
              "rom_addr_row_FC": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "rom_en_row_FC": {
                "direction": "I"
              },
              "NN_out_female_FC": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "NN_out_male_FC": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_addr_wi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "rom_data_wi": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rom_en_wi": {
                "direction": "O"
              },
              "rom_wea_wi": {
                "direction": "O"
              },
              "rom_addr_ri": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "rom_en_ri": {
                "direction": "O"
              },
              "rom_data_ri": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_addr_w_temp": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_w_temp": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_en_w_temp": {
                "direction": "O"
              },
              "ram_wea_w_temp": {
                "direction": "O"
              },
              "ram_addr_r_temp": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_en_r_temp": {
                "direction": "O"
              },
              "ram_data_r_temp": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_addr_rw": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "rom_en_rw": {
                "direction": "O"
              },
              "rom_addr_row": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rom_en_row": {
                "direction": "O"
              }
            }
          },
          "ConV1_0": {
            "vlnv": "xilinx.com:module_ref:ConV1:1.0",
            "xci_name": "Lab_final_bd_ConV1_0_1",
            "xci_path": "ip\\Lab_final_bd_ConV1_0_1\\Lab_final_bd_ConV1_0_1.xci",
            "inst_hier_path": "NN_1/ConV1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ConV1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_ConV1": {
                "direction": "I"
              },
              "end_ConV1": {
                "direction": "O"
              },
              "ram_addr_wi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_wi": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_en_wi": {
                "direction": "O"
              },
              "ram_wea_wi": {
                "direction": "O"
              },
              "rom_addr_ri": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "rom_data_ri": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_ri": {
                "direction": "O"
              },
              "rom_addr_rw": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "rom_data_rw": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_rw": {
                "direction": "O"
              },
              "rom_addr_row": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rom_data_row": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rom_en_row": {
                "direction": "O"
              },
              "ifmap_h": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ifmap_w": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ifmap_c": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "outfmap_c": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "offset_w": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "offset_ow": {
                "direction": "I",
                "left": "8",
                "right": "0"
              }
            }
          },
          "FC_2_0": {
            "vlnv": "xilinx.com:module_ref:FC_2:1.0",
            "xci_name": "Lab_final_bd_FC_2_0_1",
            "xci_path": "ip\\Lab_final_bd_FC_2_0_1\\Lab_final_bd_FC_2_0_1.xci",
            "inst_hier_path": "NN_1/FC_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FC_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_FC": {
                "direction": "I"
              },
              "end_FC": {
                "direction": "O"
              },
              "rom_addr_ri": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rom_data_ri": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_ri": {
                "direction": "O"
              },
              "rom_addr_rw": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "rom_data_rw": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_rw": {
                "direction": "O"
              },
              "rom_addr_row": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rom_data_row": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rom_en_row": {
                "direction": "O"
              },
              "NN_out_male": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "NN_out_female": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "ConV1_0_end_ConV1": {
            "ports": [
              "ConV1_0/end_ConV1",
              "MUX_mem_out_0/end_ConV1"
            ]
          },
          "ConV1_0_ram_addr_wi": {
            "ports": [
              "ConV1_0/ram_addr_wi",
              "MUX_mem_out_0/ram_addr_wi_ConV1"
            ]
          },
          "ConV1_0_ram_data_wi": {
            "ports": [
              "ConV1_0/ram_data_wi",
              "MUX_mem_out_0/ram_data_wi_ConV1"
            ]
          },
          "ConV1_0_ram_en_wi": {
            "ports": [
              "ConV1_0/ram_en_wi",
              "MUX_mem_out_0/ram_en_wi_ConV1"
            ]
          },
          "ConV1_0_ram_wea_wi": {
            "ports": [
              "ConV1_0/ram_wea_wi",
              "MUX_mem_out_0/ram_wea_wi_ConV1"
            ]
          },
          "ConV1_0_rom_addr_ri": {
            "ports": [
              "ConV1_0/rom_addr_ri",
              "MUX_mem_out_0/rom_addr_ri_ConV1"
            ]
          },
          "ConV1_0_rom_addr_row": {
            "ports": [
              "ConV1_0/rom_addr_row",
              "MUX_mem_out_0/rom_addr_row_ConV1"
            ]
          },
          "ConV1_0_rom_addr_rw": {
            "ports": [
              "ConV1_0/rom_addr_rw",
              "MUX_mem_out_0/rom_addr_rw_ConV1"
            ]
          },
          "ConV1_0_rom_en_ri": {
            "ports": [
              "ConV1_0/rom_en_ri",
              "MUX_mem_out_0/rom_en_ri_ConV1"
            ]
          },
          "ConV1_0_rom_en_row": {
            "ports": [
              "ConV1_0/rom_en_row",
              "MUX_mem_out_0/rom_en_row_ConV1"
            ]
          },
          "ConV1_0_rom_en_rw": {
            "ports": [
              "ConV1_0/rom_en_rw",
              "MUX_mem_out_0/rom_en_rw_ConV1"
            ]
          },
          "FC_2_0_NN_out_female": {
            "ports": [
              "FC_2_0/NN_out_female",
              "MUX_mem_out_0/NN_out_female_FC"
            ]
          },
          "FC_2_0_NN_out_male": {
            "ports": [
              "FC_2_0/NN_out_male",
              "MUX_mem_out_0/NN_out_male_FC"
            ]
          },
          "FC_2_0_end_FC": {
            "ports": [
              "FC_2_0/end_FC",
              "MUX_mem_out_0/end_FC"
            ]
          },
          "FC_2_0_rom_addr_ri": {
            "ports": [
              "FC_2_0/rom_addr_ri",
              "MUX_mem_out_0/ram_addr_r_FC"
            ]
          },
          "FC_2_0_rom_addr_row": {
            "ports": [
              "FC_2_0/rom_addr_row",
              "MUX_mem_out_0/rom_addr_row_FC"
            ]
          },
          "FC_2_0_rom_addr_rw": {
            "ports": [
              "FC_2_0/rom_addr_rw",
              "MUX_mem_out_0/rom_addr_rw_FC"
            ]
          },
          "FC_2_0_rom_en_ri": {
            "ports": [
              "FC_2_0/rom_en_ri",
              "MUX_mem_out_0/ram_en_r_FC"
            ]
          },
          "FC_2_0_rom_en_row": {
            "ports": [
              "FC_2_0/rom_en_row",
              "MUX_mem_out_0/rom_en_row_FC"
            ]
          },
          "FC_2_0_rom_en_rw": {
            "ports": [
              "FC_2_0/rom_en_rw",
              "MUX_mem_out_0/rom_en_rw_FC"
            ]
          },
          "MP1_0_end_MP1": {
            "ports": [
              "MP1_0/end_MP1",
              "MUX_mem_out_0/end_MP1"
            ]
          },
          "MP1_0_end_MP2": {
            "ports": [
              "MP1_0/end_MP2",
              "MUX_mem_out_0/end_MP2"
            ]
          },
          "MP1_0_ram_addr_r": {
            "ports": [
              "MP1_0/ram_addr_r",
              "MUX_mem_out_0/ram_addr_r_MP"
            ]
          },
          "MP1_0_ram_addr_w": {
            "ports": [
              "MP1_0/ram_addr_w",
              "MUX_mem_out_0/ram_addr_w_MP"
            ]
          },
          "MP1_0_ram_data_w": {
            "ports": [
              "MP1_0/ram_data_w",
              "MUX_mem_out_0/ram_data_w_MP"
            ]
          },
          "MP1_0_ram_en": {
            "ports": [
              "MP1_0/ram_en",
              "MUX_mem_out_0/ram_en_MP"
            ]
          },
          "MP1_0_ram_en_r": {
            "ports": [
              "MP1_0/ram_en_r",
              "MUX_mem_out_0/ram_en_r_MP"
            ]
          },
          "MP1_0_ram_wea": {
            "ports": [
              "MP1_0/ram_wea",
              "MUX_mem_out_0/ram_wea_MP"
            ]
          },
          "MUX_mem_out_0_NN_out_female": {
            "ports": [
              "MUX_mem_out_0/NN_out_female",
              "NN_out_female"
            ]
          },
          "MUX_mem_out_0_NN_out_male": {
            "ports": [
              "MUX_mem_out_0/NN_out_male",
              "NN_out_male"
            ]
          },
          "MUX_mem_out_0_end_flag": {
            "ports": [
              "MUX_mem_out_0/end_flag",
              "end_flag"
            ]
          },
          "MUX_mem_out_0_ifmap_c": {
            "ports": [
              "MUX_mem_out_0/ifmap_c",
              "ConV1_0/ifmap_c"
            ]
          },
          "MUX_mem_out_0_ifmap_h": {
            "ports": [
              "MUX_mem_out_0/ifmap_h",
              "ConV1_0/ifmap_h"
            ]
          },
          "MUX_mem_out_0_ifmap_w": {
            "ports": [
              "MUX_mem_out_0/ifmap_w",
              "ConV1_0/ifmap_w"
            ]
          },
          "MUX_mem_out_0_offset_ow": {
            "ports": [
              "MUX_mem_out_0/offset_ow",
              "ConV1_0/offset_ow"
            ]
          },
          "MUX_mem_out_0_offset_w": {
            "ports": [
              "MUX_mem_out_0/offset_w",
              "ConV1_0/offset_w"
            ]
          },
          "MUX_mem_out_0_outfmap_c": {
            "ports": [
              "MUX_mem_out_0/outfmap_c",
              "ConV1_0/outfmap_c"
            ]
          },
          "MUX_mem_out_0_ram_addr_r": {
            "ports": [
              "MUX_mem_out_0/ram_addr_r_temp",
              "blk_ram_temp/addrb"
            ]
          },
          "MUX_mem_out_0_ram_addr_w": {
            "ports": [
              "MUX_mem_out_0/ram_addr_w_temp",
              "blk_ram_temp/addra"
            ]
          },
          "MUX_mem_out_0_ram_data_w": {
            "ports": [
              "MUX_mem_out_0/ram_data_w_temp",
              "blk_ram_temp/dina"
            ]
          },
          "MUX_mem_out_0_ram_en": {
            "ports": [
              "MUX_mem_out_0/ram_en_w_temp",
              "blk_ram_temp/ena"
            ]
          },
          "MUX_mem_out_0_ram_en_r": {
            "ports": [
              "MUX_mem_out_0/ram_en_r_temp",
              "blk_ram_temp/enb"
            ]
          },
          "MUX_mem_out_0_ram_wea": {
            "ports": [
              "MUX_mem_out_0/ram_wea_w_temp",
              "blk_ram_temp/wea"
            ]
          },
          "MUX_mem_out_0_rom_addr_ri": {
            "ports": [
              "MUX_mem_out_0/rom_addr_ri",
              "blk_rom_inimg/addrb"
            ]
          },
          "MUX_mem_out_0_rom_addr_row": {
            "ports": [
              "MUX_mem_out_0/rom_addr_row",
              "blk_rom_other_weight/addra"
            ]
          },
          "MUX_mem_out_0_rom_addr_rw": {
            "ports": [
              "MUX_mem_out_0/rom_addr_rw",
              "blk_rom_weight/addra"
            ]
          },
          "MUX_mem_out_0_rom_addr_wi": {
            "ports": [
              "MUX_mem_out_0/rom_addr_wi",
              "blk_rom_inimg/addra"
            ]
          },
          "MUX_mem_out_0_rom_data_ri_ConV1": {
            "ports": [
              "MUX_mem_out_0/rom_data_ri_ConV1",
              "ConV1_0/rom_data_ri"
            ]
          },
          "MUX_mem_out_0_rom_data_wi": {
            "ports": [
              "MUX_mem_out_0/rom_data_wi",
              "blk_rom_inimg/dina"
            ]
          },
          "MUX_mem_out_0_rom_en_ri": {
            "ports": [
              "MUX_mem_out_0/rom_en_ri",
              "blk_rom_inimg/enb"
            ]
          },
          "MUX_mem_out_0_rom_en_row": {
            "ports": [
              "MUX_mem_out_0/rom_en_row",
              "blk_rom_other_weight/ena"
            ]
          },
          "MUX_mem_out_0_rom_en_rw": {
            "ports": [
              "MUX_mem_out_0/rom_en_rw",
              "blk_rom_weight/ena"
            ]
          },
          "MUX_mem_out_0_rom_en_wi": {
            "ports": [
              "MUX_mem_out_0/rom_en_wi",
              "blk_rom_inimg/ena"
            ]
          },
          "MUX_mem_out_0_rom_wea_wi": {
            "ports": [
              "MUX_mem_out_0/rom_wea_wi",
              "blk_rom_inimg/wea"
            ]
          },
          "MUX_mem_out_0_start_ConV1": {
            "ports": [
              "MUX_mem_out_0/start_ConV1",
              "ConV1_0/start_ConV1"
            ]
          },
          "MUX_mem_out_0_start_FC": {
            "ports": [
              "MUX_mem_out_0/start_FC",
              "FC_2_0/start_FC"
            ]
          },
          "MUX_mem_out_0_start_MP1": {
            "ports": [
              "MUX_mem_out_0/start_MP1",
              "MP1_0/start_MP1"
            ]
          },
          "MUX_mem_out_0_start_MP2": {
            "ports": [
              "MUX_mem_out_0/start_MP2",
              "MP1_0/start_MP2"
            ]
          },
          "blk_mem_gen_0_douta": {
            "ports": [
              "blk_rom_weight/douta",
              "ConV1_0/rom_data_rw",
              "FC_2_0/rom_data_rw"
            ]
          },
          "blk_ram_temp_value_doutb": {
            "ports": [
              "blk_ram_temp/doutb",
              "MP1_0/ram_data_r",
              "MUX_mem_out_0/ram_data_r_temp",
              "FC_2_0/rom_data_ri"
            ]
          },
          "blk_rom_inimg_doutb": {
            "ports": [
              "blk_rom_inimg/doutb",
              "MUX_mem_out_0/rom_data_ri"
            ]
          },
          "blk_rom_other_weight_douta": {
            "ports": [
              "blk_rom_other_weight/douta",
              "ConV1_0/rom_data_row",
              "FC_2_0/rom_data_row"
            ]
          },
          "ram_addr_wtb_1": {
            "ports": [
              "ram_addr_wtb",
              "MUX_mem_out_0/ram_addr_wtb"
            ]
          },
          "ram_data_wtb_1": {
            "ports": [
              "ram_data_wtb",
              "MUX_mem_out_0/ram_data_wtb"
            ]
          },
          "ram_en_wtb_1": {
            "ports": [
              "ram_en_wtb",
              "MUX_mem_out_0/ram_en_wtb"
            ]
          },
          "ram_wea_wtb_1": {
            "ports": [
              "ram_wea_wtb",
              "MUX_mem_out_0/ram_wea_wtb"
            ]
          },
          "rst_n_1": {
            "ports": [
              "rst_n",
              "MP1_0/rst_n",
              "MUX_mem_out_0/rst_n",
              "ConV1_0/rst_n",
              "FC_2_0/rst_n"
            ]
          },
          "start_flag_1": {
            "ports": [
              "start_flag",
              "MUX_mem_out_0/start_flag"
            ]
          },
          "sys_clk_1": {
            "ports": [
              "sys_clk",
              "blk_ram_temp/clkb",
              "blk_ram_temp/clka",
              "blk_rom_other_weight/clka",
              "blk_rom_inimg/clkb",
              "blk_rom_weight/clka",
              "blk_rom_inimg/clka",
              "MP1_0/clk",
              "MUX_mem_out_0/clk",
              "ConV1_0/clk",
              "FC_2_0/clk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "myip_v1_0_0/s00_axis"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_mem_intercon/S01_AXI"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "processing_system7_0/S_AXI_GP0"
        ]
      },
      "myip_v1_0_0_m00_axis": {
        "interface_ports": [
          "axi_dma_0/S_AXIS_S2MM",
          "myip_v1_0_0/m00_axis"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR_0",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO_0",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "axi_dma_0/S_AXI_LITE",
          "ps7_0_axi_periph/M00_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "myip_v1_0_0/s00_axi",
          "ps7_0_axi_periph/M01_AXI"
        ]
      }
    },
    "nets": {
      "NN_1_NN_out_female": {
        "ports": [
          "NN_1/NN_out_female",
          "myip_v1_0_0/NN_out_female"
        ]
      },
      "NN_1_NN_out_male": {
        "ports": [
          "NN_1/NN_out_male",
          "myip_v1_0_0/NN_out_male"
        ]
      },
      "NN_1_end_flag": {
        "ports": [
          "NN_1/end_flag",
          "myip_v1_0_0/NN_end"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/S01_ACLK",
          "myip_v1_0_0/clk",
          "myip_v1_0_0/m00_axis_aclk",
          "myip_v1_0_0/s00_axi_aclk",
          "myip_v1_0_0/s00_axis_aclk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_GP0_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "NN_1/sys_clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "ram_addr_wtb_1": {
        "ports": [
          "myip_v1_0_0/NN_addra",
          "NN_1/ram_addr_wtb"
        ]
      },
      "ram_data_wtb_1": {
        "ports": [
          "myip_v1_0_0/NN_dina",
          "NN_1/ram_data_wtb"
        ]
      },
      "ram_en_wtb_1": {
        "ports": [
          "myip_v1_0_0/NN_en",
          "NN_1/ram_en_wtb"
        ]
      },
      "ram_wea_wtb_1": {
        "ports": [
          "myip_v1_0_0/NN_wea",
          "NN_1/ram_wea_wtb"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_dma_0/axi_resetn",
          "axi_mem_intercon/ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/S01_ARESETN",
          "myip_v1_0_0/m00_axis_aresetn",
          "myip_v1_0_0/reset_n",
          "myip_v1_0_0/s00_axi_aresetn",
          "myip_v1_0_0/s00_axis_aresetn",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "NN_1/rst_n"
        ]
      },
      "start_flag_1": {
        "ports": [
          "myip_v1_0_0/NN_start",
          "NN_1/start_flag"
        ]
      }
    },
    "addressing": {
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_myip_v1_0_0_reg0": {
                "address_block": "/myip_v1_0_0/s00_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}