<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_sis.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_sis.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *    pata_sis.c - SiS ATA driver</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) 2005 Red Hat</span>
<span class="cm"> *	(C) 2007,2009 Bartlomiej Zolnierkiewicz</span>
<span class="cm"> *</span>
<span class="cm"> *    Based upon linux/drivers/ide/pci/sis5513.c</span>
<span class="cm"> * Copyright (C) 1999-2000	Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> * Copyright (C) 2002		Lionel Bouton &lt;Lionel.Bouton@inet6.fr&gt;, Maintainer</span>
<span class="cm"> * Copyright (C) 2003		Vojtech Pavlik &lt;vojtech@suse.cz&gt;</span>
<span class="cm"> * SiS Taiwan		: for direct support and hardware.</span>
<span class="cm"> * Daniela Engert	: for initial ATA100 advices and numerous others.</span>
<span class="cm"> * John Fremlin, Manfred Spraul, Dave Morgan, Peter Kjellerstedt	:</span>
<span class="cm"> *			  for checking code correctness, providing patches.</span>
<span class="cm"> * Original tests and design on the SiS620 chipset.</span>
<span class="cm"> * ATA100 tests and design on the SiS735 chipset.</span>
<span class="cm"> * ATA16/33 support from specs</span>
<span class="cm"> * ATA133 support for SiS961/962 by L.C. Chang &lt;lcchang@sis.com.tw&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *	TODO</span>
<span class="cm"> *	Check MWDMA on drives that don&#39;t support MWDMA speed pio cycles ?</span>
<span class="cm"> *	More Testing</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/ata.h&gt;</span>
<span class="cp">#include &quot;sis.h&quot;</span>

<span class="cp">#define DRV_NAME	&quot;pata_sis&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.5.2&quot;</span>

<span class="k">struct</span> <span class="n">sis_chipset</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">device</span><span class="p">;</span>				<span class="cm">/* PCI host ID */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>	<span class="cm">/* Info block */</span>
	<span class="cm">/* Probably add family, cable detect type etc here to clean</span>
<span class="cm">	   up code later */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sis_laptop</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">device</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">subvendor</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">subdevice</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sis_laptop</span> <span class="n">sis_laptop</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* devid, subvendor, subdev */</span>
	<span class="p">{</span> <span class="mh">0x5513</span><span class="p">,</span> <span class="mh">0x1043</span><span class="p">,</span> <span class="mh">0x1107</span> <span class="p">},</span>	<span class="cm">/* ASUS A6K */</span>
	<span class="p">{</span> <span class="mh">0x5513</span><span class="p">,</span> <span class="mh">0x1734</span><span class="p">,</span> <span class="mh">0x105F</span> <span class="p">},</span>	<span class="cm">/* FSC Amilo A1630 */</span>
	<span class="p">{</span> <span class="mh">0x5513</span><span class="p">,</span> <span class="mh">0x1071</span><span class="p">,</span> <span class="mh">0x8640</span> <span class="p">},</span>	<span class="cm">/* EasyNote K5305 */</span>
	<span class="cm">/* end marker */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_short_ata40</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">sis_laptop</span> <span class="o">*</span><span class="n">lap</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_laptop</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">lap</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lap</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">&amp;&amp;</span>
		    <span class="n">lap</span><span class="o">-&gt;</span><span class="n">subvendor</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">&amp;&amp;</span>
		    <span class="n">lap</span><span class="o">-&gt;</span><span class="n">subdevice</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">lap</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_old_port_base - return PCI configuration base for dev</span>
<span class="cm"> *	@adev: device</span>
<span class="cm"> *</span>
<span class="cm"> *	Returns the base of the PCI configuration registers for this port</span>
<span class="cm"> *	number.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_old_port_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mh">0x40</span> <span class="o">+</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_port_base - return PCI configuration base for dev</span>
<span class="cm"> *	@adev: device</span>
<span class="cm"> *</span>
<span class="cm"> *	Returns the base of the PCI configuration registers for this port</span>
<span class="cm"> *	number.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_port_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg54</span><span class="p">;</span>

	<span class="cm">/* If bit 30 is set then the registers are mapped at 0x70 not 0x40 */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg54</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg54</span> <span class="o">&amp;</span> <span class="mh">0x40000000</span><span class="p">)</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mh">0x70</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">port</span> <span class="o">+</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_133_cable_detect - check for 40/80 pin</span>
<span class="cm"> *	@ap: Port</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform cable detection for the later UDMA133 capable</span>
<span class="cm"> *	SiS chipset.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_133_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* The top bit of this register is the cable detect bit */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">sis_short_ata40</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_66_cable_detect - check for 40/80 pin</span>
<span class="cm"> *	@ap: Port</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform cable detection on the UDMA66, UDMA100 and early UDMA133</span>
<span class="cm"> *	SiS IDE controllers.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_66_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Older chips keep cable detect in bits 4/5 of reg 0x48 */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&gt;&gt;=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">sis_short_ata40</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> *	sis_pre_reset - probe begin</span>
<span class="cm"> *	@link: ATA link</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up cable type and use generic probe init</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_pre_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_bits</span> <span class="n">sis_enable_bits</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x4aU</span><span class="p">,</span> <span class="mi">1U</span><span class="p">,</span> <span class="mh">0x02UL</span><span class="p">,</span> <span class="mh">0x02UL</span> <span class="p">},</span>	<span class="cm">/* port 0 */</span>
		<span class="p">{</span> <span class="mh">0x4aU</span><span class="p">,</span> <span class="mi">1U</span><span class="p">,</span> <span class="mh">0x04UL</span><span class="p">,</span> <span class="mh">0x04UL</span> <span class="p">},</span>	<span class="cm">/* port 1 */</span>
	<span class="p">};</span>

	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_test_config_bits</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_enable_bits</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">]))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="cm">/* Clear the FIFO settings. We can&#39;t enable the FIFO until</span>
<span class="cm">	   we know we are poking at a disk */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x4B</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_sff_prereset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> *	sis_set_fifo - Set RWP fifo bits for this device</span>
<span class="cm"> *	@ap: Port</span>
<span class="cm"> *	@adev: Device</span>
<span class="cm"> *</span>
<span class="cm"> *	SIS chipsets implement prefetch/postwrite bits for each device</span>
<span class="cm"> *	on both channels. This functionality is not ATAPI compatible and</span>
<span class="cm"> *	must be configured according to the class of device present</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_set_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">fifoctrl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x11</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>

	<span class="cm">/* This holds various bits including the FIFO control */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x4B</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fifoctrl</span><span class="p">);</span>
	<span class="n">fifoctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="cm">/* Enable for ATA (disk) only */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="n">ATA_DEV_ATA</span><span class="p">)</span>
		<span class="n">fifoctrl</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x4B</span><span class="p">,</span> <span class="n">fifoctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_old_set_piomode - Initialize host controller PATA PIO timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device we are configuring for.</span>
<span class="cm"> *</span>
<span class="cm"> *	Set PIO mode for device, in host controller PCI config space. This</span>
<span class="cm"> *	function handles PIO set up for all chips that are pre ATA100 and</span>
<span class="cm"> *	also early ATA100 devices.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_old_set_piomode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">sis_old_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">t1</span><span class="p">,</span> <span class="n">t2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">active</span><span class="p">[]</span>   <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x01</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">recovery</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x03</span> <span class="p">};</span>

	<span class="n">sis_set_fifo</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t1</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t2</span><span class="p">);</span>

	<span class="n">t1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0F</span><span class="p">;</span>	<span class="cm">/* Clear active/recovery timings */</span>
	<span class="n">t2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x07</span><span class="p">;</span>

	<span class="n">t1</span> <span class="o">|=</span> <span class="n">active</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="n">t2</span> <span class="o">|=</span> <span class="n">recovery</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">t1</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">t2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_100_set_piomode - Initialize host controller PATA PIO timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device we are configuring for.</span>
<span class="cm"> *</span>
<span class="cm"> *	Set PIO mode for device, in host controller PCI config space. This</span>
<span class="cm"> *	function handles PIO set up for ATA100 devices and early ATA133.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_100_set_piomode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">sis_old_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">actrec</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x67</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span> <span class="p">};</span>

	<span class="n">sis_set_fifo</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">);</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">actrec</span><span class="p">[</span><span class="n">speed</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_133_set_piomode - Initialize host controller PATA PIO timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device we are configuring for.</span>
<span class="cm"> *</span>
<span class="cm"> *	Set PIO mode for device, in host controller PCI config space. This</span>
<span class="cm"> *	function handles PIO set up for the later ATA133 devices.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_133_set_piomode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">timing133</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x28269000</span><span class="p">,</span>	<span class="cm">/* Recovery &lt;&lt; 24 | Act &lt;&lt; 16 | Ini &lt;&lt; 12 */</span>
		<span class="mh">0x0C266000</span><span class="p">,</span>
		<span class="mh">0x04263000</span><span class="p">,</span>
		<span class="mh">0x0C0A3000</span><span class="p">,</span>
		<span class="mh">0x05093000</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">timing100</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x1E1C6000</span><span class="p">,</span>	<span class="cm">/* Recovery &lt;&lt; 24 | Act &lt;&lt; 16 | Ini &lt;&lt; 12 */</span>
		<span class="mh">0x091C4000</span><span class="p">,</span>
		<span class="mh">0x031C2000</span><span class="p">,</span>
		<span class="mh">0x09072000</span><span class="p">,</span>
		<span class="mh">0x04062000</span>
	<span class="p">};</span>

	<span class="n">sis_set_fifo</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">);</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">sis_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t1</span><span class="p">);</span>
	<span class="n">t1</span> <span class="o">&amp;=</span> <span class="mh">0xC0C00FFF</span><span class="p">;</span>	<span class="cm">/* Mask out timing */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t1</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>		<span class="cm">/* 100 or 133 ? */</span>
		<span class="n">t1</span> <span class="o">|=</span> <span class="n">timing133</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="k">else</span>
		<span class="n">t1</span> <span class="o">|=</span> <span class="n">timing100</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">t1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_old_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA/MWDMA mode for device, in host controller PCI config space.</span>
<span class="cm"> *	Handles pre UDMA and UDMA33 devices. Supports MWDMA as well unlike</span>
<span class="cm"> *	the old ide/pci driver.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_old_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">drive_pci</span> <span class="o">=</span> <span class="n">sis_old_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">timing</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">mwdma_bits</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x008</span><span class="p">,</span> <span class="mh">0x302</span><span class="p">,</span> <span class="mh">0x301</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">udma_bits</span><span class="p">[]</span>  <span class="o">=</span> <span class="p">{</span> <span class="mh">0xE000</span><span class="p">,</span> <span class="mh">0xC000</span><span class="p">,</span> <span class="mh">0xA000</span> <span class="p">};</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* bits 3-0 hold recovery timing bits 8-10 active timing and</span>
<span class="cm">		   the higher bits are dependent on the device */</span>
		<span class="n">timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x870F</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">mwdma_bits</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Bit 15 is UDMA on/off, bit 13-14 are cycle time */</span>
		<span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x6000</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">udma_bits</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span><span class="p">,</span> <span class="n">timing</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_66_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA/MWDMA mode for device, in host controller PCI config space.</span>
<span class="cm"> *	Handles UDMA66 and early UDMA100 devices. Supports MWDMA as well unlike</span>
<span class="cm"> *	the old ide/pci driver.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_66_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">drive_pci</span> <span class="o">=</span> <span class="n">sis_old_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">timing</span><span class="p">;</span>

	<span class="cm">/* MWDMA 0-2 and UDMA 0-5 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">mwdma_bits</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x008</span><span class="p">,</span> <span class="mh">0x302</span><span class="p">,</span> <span class="mh">0x301</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">udma_bits</span><span class="p">[]</span>  <span class="o">=</span> <span class="p">{</span> <span class="mh">0xF000</span><span class="p">,</span> <span class="mh">0xD000</span><span class="p">,</span> <span class="mh">0xB000</span><span class="p">,</span> <span class="mh">0xA000</span><span class="p">,</span> <span class="mh">0x9000</span><span class="p">,</span> <span class="mh">0x8000</span> <span class="p">};</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* bits 3-0 hold recovery timing bits 8-10 active timing and</span>
<span class="cm">		   the higher bits are dependent on the device, bit 15 udma */</span>
		<span class="n">timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x870F</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">mwdma_bits</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Bit 15 is UDMA on/off, bit 12-14 are cycle time */</span>
		<span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xF000</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">udma_bits</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span><span class="p">,</span> <span class="n">timing</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_100_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA/MWDMA mode for device, in host controller PCI config space.</span>
<span class="cm"> *	Handles UDMA66 and early UDMA100 devices.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_100_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">drive_pci</span> <span class="o">=</span> <span class="n">sis_old_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">timing</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">udma_bits</span><span class="p">[]</span>  <span class="o">=</span> <span class="p">{</span> <span class="mh">0x8B</span><span class="p">,</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0x85</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">,</span> <span class="mh">0x81</span><span class="p">};</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NOT SUPPORTED YET: NEED DATA SHEET. DITTO IN OLD DRIVER */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Bit 7 is UDMA on/off, bit 0-3 are cycle time */</span>
		<span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x8F</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">udma_bits</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">timing</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_133_early_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA/MWDMA mode for device, in host controller PCI config space.</span>
<span class="cm"> *	Handles early SiS 961 bridges.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_133_early_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">drive_pci</span> <span class="o">=</span> <span class="n">sis_old_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">timing</span><span class="p">;</span>
	<span class="cm">/* Low 4 bits are timing */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">udma_bits</span><span class="p">[]</span>  <span class="o">=</span> <span class="p">{</span> <span class="mh">0x8F</span><span class="p">,</span> <span class="mh">0x8A</span><span class="p">,</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0x85</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">,</span> <span class="mh">0x81</span><span class="p">};</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NOT SUPPORTED YET: NEED DATA SHEET. DITTO IN OLD DRIVER */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Bit 7 is UDMA on/off, bit 0-3 are cycle time */</span>
		<span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x8F</span><span class="p">;</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">udma_bits</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drive_pci</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">timing</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_133_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA/MWDMA mode for device, in host controller PCI config space.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_133_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t1</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">sis_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Recovery &lt;&lt; 24 | Act &lt;&lt; 16 | Ini &lt;&lt; 12, like PIO modes */</span>
		<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">timing_u100</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x19154000</span><span class="p">,</span> <span class="mh">0x06072000</span><span class="p">,</span> <span class="mh">0x04062000</span> <span class="p">};</span>
		<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">timing_u133</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x221C6000</span><span class="p">,</span> <span class="mh">0x0C0A3000</span><span class="p">,</span> <span class="mh">0x05093000</span> <span class="p">};</span>
		<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>

		<span class="n">t1</span> <span class="o">&amp;=</span> <span class="mh">0xC0C00FFF</span><span class="p">;</span>
		<span class="cm">/* disable UDMA */</span>
		<span class="n">t1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000004</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">t1</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>
			<span class="n">t1</span> <span class="o">|=</span> <span class="n">timing_u133</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
		<span class="k">else</span>
			<span class="n">t1</span> <span class="o">|=</span> <span class="n">timing_u100</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* bits 4- cycle time 8 - cvs time */</span>
		<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">timing_u100</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x6B0</span><span class="p">,</span> <span class="mh">0x470</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">,</span> <span class="mh">0x110</span><span class="p">,</span> <span class="mh">0x000</span> <span class="p">};</span>
		<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">timing_u133</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x9F0</span><span class="p">,</span> <span class="mh">0x6A0</span><span class="p">,</span> <span class="mh">0x470</span><span class="p">,</span> <span class="mh">0x250</span><span class="p">,</span> <span class="mh">0x230</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">,</span> <span class="mh">0x210</span> <span class="p">};</span>
		<span class="kt">int</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>

		<span class="n">t1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000FF0</span><span class="p">;</span>
		<span class="cm">/* enable UDMA */</span>
		<span class="n">t1</span> <span class="o">|=</span> <span class="mh">0x00000004</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">t1</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>
			<span class="n">t1</span> <span class="o">|=</span> <span class="n">timing_u133</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
		<span class="k">else</span>
			<span class="n">t1</span> <span class="o">|=</span> <span class="n">timing_u100</span><span class="p">[</span><span class="n">speed</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">t1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_133_mode_filter - mode selection filter</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *</span>
<span class="cm"> *	Block UDMA6 on devices that do not support it.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">sis_133_mode_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">sis_port_base</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">t1</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t1</span><span class="p">);</span>
	<span class="cm">/* if ATA133 is disabled, mask it out */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">t1</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">))</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xC0</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">sis_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_133_for_sata_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">sis_133_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">sis_133_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sis_133_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_base_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>		<span class="o">=</span> <span class="n">sis_pre_reset</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_133_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_base_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">sis_133_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">sis_133_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sis_133_cable_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_filter</span>		<span class="o">=</span> <span class="n">sis_133_mode_filter</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_133_early_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_base_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">sis_100_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">sis_133_early_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sis_66_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_100_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_base_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">sis_100_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">sis_100_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sis_66_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_66_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_base_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">sis_old_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">sis_66_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">sis_66_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">sis_old_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_base_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">sis_old_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">sis_old_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">ata_cable_40wire</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
	<span class="cm">/* No UDMA */</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_old_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info33</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_old_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info66</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="cm">/* No MWDMA */</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_66_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info100</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="cm">/* No MWDMA */</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_100_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info100_early</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="cm">/* No MWDMA */</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_66_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info133</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_133_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info133_for_sata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="cm">/* No MWDMA */</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_133_for_sata_ops</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">sis_info133_early</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="cm">/* No MWDMA */</span>
	<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_133_early_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Privately shared with the SiS180 SATA driver, not for use elsewhere */</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">sis_info133_for_sata</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sis_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sis_chipset</span> <span class="o">*</span><span class="n">sis</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">regw</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regw</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regw</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>
			<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">regw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x08</span><span class="p">);</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regw</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regw</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>
			<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="n">regw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x08</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info133_early</span> <span class="o">||</span> <span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info100</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Fix up latency */</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="cm">/* Set compatibility bit */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x49</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">))</span>
			<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x49</span><span class="p">,</span> <span class="n">reg</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info66</span> <span class="o">||</span> <span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info100_early</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Fix up latency */</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="cm">/* Set compatibility bit */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">))</span>
			<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="n">reg</span> <span class="o">|</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info33</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CLASS_PROG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x0F</span> <span class="p">)</span> <span class="o">!=</span> <span class="mh">0x00</span><span class="p">)</span>
			<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CLASS_PROG</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xF0</span><span class="p">);</span>
		<span class="cm">/* Fall through to ATA16 fixup below */</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info</span> <span class="o">||</span> <span class="n">sis</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sis_info33</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* force per drive recovery and active timings</span>
<span class="cm">		   needed on ATA_33 and below chips */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">))</span>
			<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="n">reg</span><span class="o">|</span><span class="mh">0x08</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	sis_init_one - Register SiS ATA PCI device with kernel services</span>
<span class="cm"> *	@pdev: PCI device to register</span>
<span class="cm"> *	@ent: Entry in sis_pci_tbl matching with @pdev</span>
<span class="cm"> *</span>
<span class="cm"> *	Called from kernel PCI layer. We probe for combined mode (sigh),</span>
<span class="cm"> *	and then hand over control to libata, for it to do the rest.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	Inherited from PCI layer (may sleep).</span>
<span class="cm"> *</span>
<span class="cm"> *	RETURNS:</span>
<span class="cm"> *	Zero on success, or -ERRNO value.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_init_one</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sis_chipset</span> <span class="o">*</span><span class="n">chipset</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sis_chipset</span> <span class="o">*</span><span class="n">sets</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">struct</span> <span class="n">sis_chipset</span> <span class="n">sis_chipsets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

		<span class="p">{</span> <span class="mh">0x0968</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info133</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0966</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info133</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0965</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info133</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0745</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0735</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0733</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0635</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0633</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100</span> <span class="p">},</span>

		<span class="p">{</span> <span class="mh">0x0730</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100_early</span> <span class="p">},</span>	<span class="cm">/* 100 with ATA 66 layout */</span>
		<span class="p">{</span> <span class="mh">0x0550</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100_early</span> <span class="p">},</span>	<span class="cm">/* 100 with ATA 66 layout */</span>

		<span class="p">{</span> <span class="mh">0x0640</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info66</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0630</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info66</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0620</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info66</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0540</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info66</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x0530</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info66</span> <span class="p">},</span>

		<span class="p">{</span> <span class="mh">0x5600</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info33</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5598</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info33</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5597</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info33</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5591</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info33</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5582</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info33</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5581</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info33</span> <span class="p">},</span>

		<span class="p">{</span> <span class="mh">0x5596</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5571</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5517</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x5511</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info</span> <span class="p">},</span>

		<span class="p">{</span><span class="mi">0</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">sis_chipset</span> <span class="n">sis133_early</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info133_early</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">sis_chipset</span> <span class="n">sis133</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info133</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">sis_chipset</span> <span class="n">sis100_early</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100_early</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">sis_chipset</span> <span class="n">sis100</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_info100</span>
	<span class="p">};</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* We have to find the bridge first */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">sets</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis_chipsets</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="n">sets</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span> <span class="n">sets</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_SI</span><span class="p">,</span> <span class="n">sets</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">host</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">chipset</span> <span class="o">=</span> <span class="n">sets</span><span class="p">;</span>			<span class="cm">/* Match found */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sets</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x630</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* SIS630 */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="mh">0x30</span><span class="p">)</span>	<span class="cm">/* 630 ET */</span>
					<span class="n">chipset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis100_early</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Look for concealed bridges */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipset</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Second check */</span>
		<span class="n">u32</span> <span class="n">idemisc</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">trueid</span><span class="p">;</span>

		<span class="cm">/* Disable ID masking and register remapping then</span>
<span class="cm">		   see what the real ID is */</span>

		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">idemisc</span><span class="p">);</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="n">idemisc</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">);</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trueid</span><span class="p">);</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="n">idemisc</span><span class="p">);</span>

		<span class="k">switch</span><span class="p">(</span><span class="n">trueid</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x5518</span>:	<span class="cm">/* SIS 962/963 */</span>
			<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				 <span class="s">&quot;SiS 962/963 MuTIOL IDE UDMA133 controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">chipset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis133</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">idemisc</span> <span class="o">&amp;</span> <span class="mh">0x40000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="n">idemisc</span> <span class="o">|</span> <span class="mh">0x40000000</span><span class="p">);</span>
				<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					 <span class="s">&quot;Switching to 5513 register mapping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0180</span>:	<span class="cm">/* SIS 965/965L */</span>
			<span class="n">chipset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis133</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x1180</span>:	<span class="cm">/* SIS 966/966L */</span>
			<span class="n">chipset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis133</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Further check */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipset</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">lpc_bridge</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">trueid</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">prefctl</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">idecfg</span><span class="p">;</span>

		<span class="cm">/* Try the second unmasking technique */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">idecfg</span><span class="p">);</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="n">idecfg</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trueid</span><span class="p">);</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="n">idecfg</span><span class="p">);</span>

		<span class="k">switch</span><span class="p">(</span><span class="n">trueid</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x5517</span>:
			<span class="n">lpc_bridge</span> <span class="o">=</span> <span class="n">pci_get_slot</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span> <span class="cm">/* Bus 0 Dev 2 Fn 0 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lpc_bridge</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x49</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">prefctl</span><span class="p">);</span>
			<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">lpc_bridge</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">lpc_bridge</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="mh">0x10</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">prefctl</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">chipset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis133_early</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">chipset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sis100</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="cm">/* No chipset info, no support */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipset</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">chipset</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">;</span>

	<span class="n">sis_fixup</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">chipset</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ata_pci_bmdma_init_one</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sis_sht</span><span class="p">,</span> <span class="n">chipset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sis_reinit_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_pci_device_do_resume</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">sis_fixup</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">);</span>

	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">sis_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SI</span><span class="p">,</span> <span class="mh">0x5513</span><span class="p">),</span> <span class="p">},</span>	<span class="cm">/* SiS 5513 */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SI</span><span class="p">,</span> <span class="mh">0x5518</span><span class="p">),</span> <span class="p">},</span>	<span class="cm">/* SiS 5518 */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SI</span><span class="p">,</span> <span class="mh">0x1180</span><span class="p">),</span> <span class="p">},</span>	<span class="cm">/* SiS 1180 */</span>

	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">sis_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">sis_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">sis_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>		<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>			<span class="o">=</span> <span class="n">sis_reinit_one</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sis_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sis_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sis_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sis_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">sis_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sis_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SCSI low-level driver for SiS ATA&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">sis_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
