{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427910572169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427910572182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 12:49:31 2015 " "Processing started: Wed Apr 01 12:49:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427910572182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427910572182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FirstFPGA -c FirstFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FirstFPGA -c FirstFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427910572182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1427910573372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/simple_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/simple_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_cnt " "Found entity 1: simple_cnt" {  } { { "../src/simple_cnt.v" "" { Text "U:/ECE551~2/src/simple_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427910573807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427910573807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.v(3) " "Verilog HDL Declaration information at reset_synch.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../src/reset_synch.v" "" { Text "U:/ECE551~2/src/reset_synch.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1427910573970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/reset_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/reset_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "../src/reset_synch.v" "" { Text "U:/ECE551~2/src/reset_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427910573972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427910573972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n LEDBlinkFPGA.v(3) " "Verilog HDL Declaration information at LEDBlinkFPGA.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1427910574093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/ledblinkfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/ledblinkfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDBlinkFPGA " "Found entity 1: LEDBlinkFPGA" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427910574095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427910574095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/pwm.v 2 2 " "Found 2 design units, including 2 entities, in source file /ece551~2/src/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../src/PWM.v" "" { Text "U:/ECE551~2/src/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427910574218 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_tb " "Found entity 2: PWM_tb" {  } { { "../src/PWM.v" "" { Text "U:/ECE551~2/src/PWM.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427910574218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427910574218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDBlinkFPGA " "Elaborating entity \"LEDBlinkFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427910574375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(11) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574382 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(12) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574382 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(13) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(13): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574383 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(14) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574383 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(15) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574383 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(16) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574383 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(17) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574383 "|LEDBlinkFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LEDBlinkFPGA.v(18) " "Verilog HDL assignment warning at LEDBlinkFPGA.v(18): truncated value with size 32 to match size of target (1)" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910574384 "|LEDBlinkFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:rstsync " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:rstsync\"" {  } { { "../src/LEDBlinkFPGA.v" "rstsync" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427910574901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_cnt simple_cnt:counter " "Elaborating entity \"simple_cnt\" for hierarchy \"simple_cnt:counter\"" {  } { { "../src/LEDBlinkFPGA.v" "counter" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427910575273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 simple_cnt.v(13) " "Verilog HDL assignment warning at simple_cnt.v(13): truncated value with size 32 to match size of target (22)" {  } { { "../src/simple_cnt.v" "" { Text "U:/ECE551~2/src/simple_cnt.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910575274 "|LEDBlinkFPGA|simple_cnt:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:led_pwm " "Elaborating entity \"PWM\" for hierarchy \"PWM:led_pwm\"" {  } { { "../src/LEDBlinkFPGA.v" "led_pwm" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427910575667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PWM.v(12) " "Verilog HDL assignment warning at PWM.v(12): truncated value with size 32 to match size of target (10)" {  } { { "../src/PWM.v" "" { Text "U:/ECE551~2/src/PWM.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427910575667 "|LEDBlinkFPGA|PWM:led_pwm"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[25\] " "Net \"count\[25\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[25\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[24\] " "Net \"count\[24\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[24\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[23\] " "Net \"count\[23\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[23\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[22\] " "Net \"count\[22\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[22\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[25\] " "Net \"count\[25\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[25\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[24\] " "Net \"count\[24\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[24\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[23\] " "Net \"count\[23\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[23\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[22\] " "Net \"count\[22\]\" is missing source, defaulting to GND" {  } { { "../src/LEDBlinkFPGA.v" "count\[22\]" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427910576478 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1427910579020 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reset_synch:rstsync\|rst_n reset_synch:rstsync\|rst_n~_emulated reset_synch:rstsync\|rst_n~1 " "Register \"reset_synch:rstsync\|rst_n\" is converted into an equivalent circuit using register \"reset_synch:rstsync\|rst_n~_emulated\" and latch \"reset_synch:rstsync\|rst_n~1\"" {  } { { "../src/reset_synch.v" "" { Text "U:/ECE551~2/src/reset_synch.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1427910579224 "|LEDBlinkFPGA|reset_synch:rstsync|rst_n"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1427910579224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427910579249 "|LEDBlinkFPGA|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427910579249 "|LEDBlinkFPGA|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427910579249 "|LEDBlinkFPGA|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "../src/LEDBlinkFPGA.v" "" { Text "U:/ECE551~2/src/LEDBlinkFPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427910579249 "|LEDBlinkFPGA|LEDs[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427910579249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1427910579474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE551~2/fpga/FirstFPGA.map.smsg " "Generated suppressed messages file U:/ECE551~2/fpga/FirstFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427910580532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427910582670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427910582670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427910584141 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427910584141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427910584141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427910584141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427910584981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 12:49:44 2015 " "Processing ended: Wed Apr 01 12:49:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427910584981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427910584981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427910584981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427910584981 ""}
