// Seed: 2850277267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_5;
  assign id_5 = 1;
endmodule
module module_1 ();
  assign id_1[1] = 1;
  wire id_2;
  tri1 id_3;
  id_4(
      .id_0(~id_3), .id_1(1), .id_2(1), .id_3(id_1)
  );
  uwire id_5 = 1'b0;
  assign id_5 = id_3;
  module_0(
      id_5, id_3, id_5, id_5
  );
  wire id_6;
endmodule
