Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 11 21:48:21 2018
| Host         : DESKTOP-8BE9SK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file proc_timing_summary_routed.rpt -rpx proc_timing_summary_routed.rpx
| Design       : proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.795        0.000                      0                  226        0.096        0.000                      0                  226        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.795        0.000                      0                  226        0.096        0.000                      0                  226        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 2.701ns (31.377%)  route 5.907ns (68.623%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.991     9.842    or[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.124     9.966 r  A[4]_i_13/O
                         net (fo=1, routed)           0.000     9.966    A[4]_i_13_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.516 r  A_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.516    A_reg[4]_i_5_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.850 r  A_reg[8]_i_5/O[1]
                         net (fo=2, routed)           0.587    11.437    p_1_in[9]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.303    11.740 r  mem_reg_0_i_68/O
                         net (fo=1, routed)           0.440    12.180    mem_reg_0_i_68_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.304 f  mem_reg_0_i_24/O
                         net (fo=1, routed)           0.491    12.795    mem_reg_0_i_24_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.919 r  mem_reg_0_i_4/O
                         net (fo=2, routed)           0.921    13.840    mem_reg_0_i_4_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.555    14.977    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.635    mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 2.688ns (31.172%)  route 5.935ns (68.828%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.787     9.638    or[3]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.124     9.762 r  A[1]_i_12/O
                         net (fo=1, routed)           0.000     9.762    A[1]_i_12_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.402 r  A_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.867    11.269    p_1_in[3]
    SLICE_X6Y74          LUT5 (Prop_lut5_I1_O)        0.330    11.599 f  mem_reg_0_i_93/O
                         net (fo=1, routed)           0.436    12.035    mem_reg_0_i_93_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I4_O)        0.328    12.363 f  mem_reg_0_i_42/O
                         net (fo=1, routed)           0.577    12.940    mem_reg_0_i_42_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  mem_reg_0_i_10/O
                         net (fo=2, routed)           0.791    13.855    mem_reg_0_i_10_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.552    14.974    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKBWRCLK
                         clock pessimism              0.277    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.650    mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 2.688ns (31.533%)  route 5.836ns (68.467%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.787     9.638    or[3]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.124     9.762 r  A[1]_i_12/O
                         net (fo=1, routed)           0.000     9.762    A[1]_i_12_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.402 r  A_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.867    11.269    p_1_in[3]
    SLICE_X6Y74          LUT5 (Prop_lut5_I1_O)        0.330    11.599 f  mem_reg_0_i_93/O
                         net (fo=1, routed)           0.436    12.035    mem_reg_0_i_93_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I4_O)        0.328    12.363 f  mem_reg_0_i_42/O
                         net (fo=1, routed)           0.577    12.940    mem_reg_0_i_42_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  mem_reg_0_i_10/O
                         net (fo=2, routed)           0.692    13.756    mem_reg_0_i_10_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.555    14.977    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.635    mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 2.605ns (30.963%)  route 5.808ns (69.037%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.991     9.842    or[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.124     9.966 r  A[4]_i_13/O
                         net (fo=1, routed)           0.000     9.966    A[4]_i_13_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.516 r  A_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.516    A_reg[4]_i_5_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.755 r  A_reg[8]_i_5/O[2]
                         net (fo=2, routed)           0.558    11.312    p_1_in[10]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.302    11.614 r  mem_reg_0_i_64/O
                         net (fo=1, routed)           0.431    12.045    mem_reg_0_i_64_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124    12.169 f  mem_reg_0_i_21/O
                         net (fo=1, routed)           0.433    12.603    mem_reg_0_i_21_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  mem_reg_0_i_3/O
                         net (fo=2, routed)           0.918    13.645    mem_reg_0_i_3_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.555    14.977    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.635    mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 2.683ns (31.949%)  route 5.715ns (68.051%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.787     9.638    or[3]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.124     9.762 r  A[1]_i_12/O
                         net (fo=1, routed)           0.000     9.762    A[1]_i_12_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.312 r  A_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.312    A_reg[1]_i_5_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.625 r  A_reg[4]_i_5/O[3]
                         net (fo=2, routed)           0.576    11.201    p_1_in[7]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.306    11.507 r  mem_reg_0_i_76/O
                         net (fo=1, routed)           0.491    11.998    mem_reg_0_i_76_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.124    12.122 f  mem_reg_0_i_30/O
                         net (fo=1, routed)           0.466    12.588    mem_reg_0_i_30_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.712 r  mem_reg_0_i_6/O
                         net (fo=2, routed)           0.917    13.629    mem_reg_0_i_6_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.555    14.977    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.635    mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 2.701ns (32.264%)  route 5.670ns (67.736%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.991     9.842    or[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.124     9.966 r  A[4]_i_13/O
                         net (fo=1, routed)           0.000     9.966    A[4]_i_13_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.516 r  A_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.516    A_reg[4]_i_5_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.850 r  A_reg[8]_i_5/O[1]
                         net (fo=2, routed)           0.587    11.437    p_1_in[9]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.303    11.740 r  mem_reg_0_i_68/O
                         net (fo=1, routed)           0.440    12.180    mem_reg_0_i_68_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.304 f  mem_reg_0_i_24/O
                         net (fo=1, routed)           0.491    12.795    mem_reg_0_i_24_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.919 r  mem_reg_0_i_4/O
                         net (fo=2, routed)           0.684    13.603    mem_reg_0_i_4_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.552    14.974    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKBWRCLK
                         clock pessimism              0.277    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.650    mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 2.585ns (30.914%)  route 5.777ns (69.086%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.991     9.842    or[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.124     9.966 r  A[4]_i_13/O
                         net (fo=1, routed)           0.000     9.966    A[4]_i_13_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.516 r  A_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.516    A_reg[4]_i_5_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.738 r  A_reg[8]_i_5/O[0]
                         net (fo=2, routed)           0.777    11.514    p_1_in[8]
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.299    11.813 r  mem_reg_0_i_72/O
                         net (fo=1, routed)           0.493    12.306    mem_reg_0_i_72_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.430 f  mem_reg_0_i_27/O
                         net (fo=1, routed)           0.304    12.734    mem_reg_0_i_27_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.124    12.858 r  mem_reg_0_i_5/O
                         net (fo=2, routed)           0.735    13.594    mem_reg_0_i_5_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.552    14.974    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKBWRCLK
                         clock pessimism              0.277    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.650    mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 2.605ns (31.209%)  route 5.742ns (68.791%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.991     9.842    or[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.124     9.966 r  A[4]_i_13/O
                         net (fo=1, routed)           0.000     9.966    A[4]_i_13_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.516 r  A_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.516    A_reg[4]_i_5_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.755 r  A_reg[8]_i_5/O[2]
                         net (fo=2, routed)           0.558    11.312    p_1_in[10]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.302    11.614 r  mem_reg_0_i_64/O
                         net (fo=1, routed)           0.431    12.045    mem_reg_0_i_64_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124    12.169 f  mem_reg_0_i_21/O
                         net (fo=1, routed)           0.433    12.603    mem_reg_0_i_21_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.727 r  mem_reg_0_i_3/O
                         net (fo=2, routed)           0.852    13.579    mem_reg_0_i_3_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.552    14.974    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKBWRCLK
                         clock pessimism              0.277    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.650    mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 2.585ns (31.064%)  route 5.736ns (68.936%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.991     9.842    or[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.124     9.966 r  A[4]_i_13/O
                         net (fo=1, routed)           0.000     9.966    A[4]_i_13_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.516 r  A_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.516    A_reg[4]_i_5_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.738 r  A_reg[8]_i_5/O[0]
                         net (fo=2, routed)           0.777    11.514    p_1_in[8]
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.299    11.813 r  mem_reg_0_i_72/O
                         net (fo=1, routed)           0.493    12.306    mem_reg_0_i_72_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.430 f  mem_reg_0_i_27/O
                         net (fo=1, routed)           0.304    12.734    mem_reg_0_i_27_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.124    12.858 r  mem_reg_0_i_5/O
                         net (fo=2, routed)           0.695    13.553    mem_reg_0_i_5_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.555    14.977    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.635    mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 2.701ns (32.475%)  route 5.616ns (67.525%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.629     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  I_reg[6]/Q
                         net (fo=22, routed)          1.164     6.914    I_reg_n_0_[6]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.152     7.066 r  ma[11]_i_7/O
                         net (fo=1, routed)           0.779     7.845    ma[11]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.348     8.193 f  ma[11]_i_5/O
                         net (fo=2, routed)           0.533     8.727    ma[11]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.851 r  ma[11]_i_3/O
                         net (fo=149, routed)         0.787     9.638    or[3]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.124     9.762 r  A[1]_i_12/O
                         net (fo=1, routed)           0.000     9.762    A[1]_i_12_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.312 r  A_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.312    A_reg[1]_i_5_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.646 r  A_reg[4]_i_5/O[1]
                         net (fo=2, routed)           0.561    11.206    p_1_in[5]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.303    11.509 r  mem_reg_0_i_84/O
                         net (fo=1, routed)           0.446    11.955    mem_reg_0_i_84_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  mem_reg_0_i_36/O
                         net (fo=1, routed)           0.422    12.501    mem_reg_0_i_36_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.124    12.625 r  mem_reg_0_i_8/O
                         net (fo=2, routed)           0.924    13.549    mem_reg_0_i_8_n_0
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.555    14.977    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.635    mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ma_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.046%)  route 0.170ns (50.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  ma_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ma_reg[0]/Q
                         net (fo=3, routed)           0.170     1.817    ma[0]
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.721    mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ma_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.263%)  route 0.224ns (57.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  ma_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ma_reg[7]/Q
                         net (fo=3, routed)           0.224     1.869    ma[7]
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.724    mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ma_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.801%)  route 0.264ns (65.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  ma_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ma_reg[4]/Q
                         net (fo=3, routed)           0.264     1.914    ma[4]
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_reg_1/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.742    mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 wr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.167%)  route 0.178ns (55.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  wr_reg/Q
                         net (fo=5, routed)           0.178     1.804    wr_reg_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     1.630    mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 md_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  md_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  md_reg[9]/Q
                         net (fo=2, routed)           0.122     1.776    md[9]
    SLICE_X4Y72          FDRE                                         r  LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  LED_reg[9]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.076     1.601    LED_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ma_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.373%)  route 0.275ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  ma_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ma_reg[0]/Q
                         net (fo=3, routed)           0.275     1.921    ma[0]
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  mem_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.745    mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  C_reg[5]/Q
                         net (fo=5, routed)           0.109     1.760    C_reg_n_0_[5]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  B[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    B[5]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.024    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  B_reg[5]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.091     1.614    B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 md_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.985%)  route 0.130ns (48.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  md_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  md_reg[10]/Q
                         net (fo=2, routed)           0.130     1.785    md[10]
    SLICE_X4Y72          FDRE                                         r  LED_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  LED_reg[10]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.046     1.592    LED_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B_reg[4]/Q
                         net (fo=9, routed)           0.138     1.790    B_reg_n_0_[4]
    SLICE_X1Y75          FDRE                                         r  C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  C_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.070     1.593    C_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ma_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  A_reg[0]/Q
                         net (fo=32, routed)          0.128     1.752    SHIFT_LEFT[1]
    SLICE_X8Y73          FDRE                                         r  ma_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.996    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  ma_reg[0]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.059     1.554    ma_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15    mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y28    mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y74     A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72     A_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y73     A_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y75     A_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y76     A_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76     B_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     C_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     C_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76     C_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     md_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y72     A_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     A_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y76     A_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y72     A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     A_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     A_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y76     A_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y75     A_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78     A_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78     A_reg[7]/C



